Explain briefly programmable interval timer 8254, Electrical Engineering

Assignment Help:

Explain with proper diagram all the six modes of operation of programmable interval timer 8254.

Mode 0: The output in mode 0 is initially low, and will stay low for the period of the count if GATE = 1.

Width of low pulse = N×T

Here N is the clock count loaded into counter, and T is the clock period of the CLK input.

If the terminal count is reached, the output will go high and stay in high till a new control word or new count number is loaded in it. In mode 0, if GATE input becomes low at the middle of the count then, the count will stop and the output will be low. Therefore count resumes as the gate becomes high again. It in effect adds to the total time the output is low.

Mode 1: It is also termed as hardware triggerable one-shot. The triggering should be done through the GATE input through sending a 0-to-1 pulse to this. The following two steps should be performed as:

  • Load that count registers.
  • A 0-to-1 pulse should be sent to the GATE input to trigger that counter.

Contrast it with mode 0, wherein the counter produces the output immediately after the counter is loaded as long as GATE = 1.In this mode after sending the 0-to-1 pulse to GATE, OUT turns into low and stays low for a duration of N×T, after that becomes high and stays high till the gate is triggered again.

Mode 2: It is also termed as divide-by-N counter. In mode 2, if GATE = 1, OUT will be high for the N×T clock period and goes low for only one clock pulse, so the count is reloaded automatically, as well as the process continues indefinitely.

Mode 3: In mode 3 if GATE = 1, OUT is a square wave here the high pulse is equal to the low pulse when N is an even number. Then the high part and low part of the pulse have the similar duration and are equal to (N/2)×T (50% duty cycle). When N is an odd number, the high pulse is one clock pulse longer.

Mode 3 is extensively used as a frequency divider and audio-tone generator.

Mode 4: In mode 4 if GATE = 1, the output will go high upon loading the count. This will stay high for the duration of N×T. After this count reaches zero (terminal count), this becomes low for one clock pulse, after that goes high again and stays high till a new count or new command word is loaded. To repeat the strobe, the count should be reloaded again. Mode 4 is same to mode 2, except which the counter is not reloaded automatically. In mode 4, the count starts the moment the count is written in the counter.

Mode 5: It is similar to mode 4 except that the trigger should be done with the GATE input. In mode 5 after the count is loaded, we should send a low-to-high pulse to the gate to start the counter.


Related Discussions:- Explain briefly programmable interval timer 8254

Current source inverter , Current  Source Inverter (CSI) Current  sour...

Current  Source Inverter (CSI) Current  source  inverter has constant  input  but it  can be  adjusted. In CSI  the amplitude of output  current is  independent of load. The lo

Explain the term simplex transmission, Explain the term simplex transmissio...

Explain the term simplex transmission. Data in a simplex channel is always one method. Simplex channels are not frequently used because this is not possible to send back error

What speed would the machine be capable of converting energy, Q. An element...

Q. An elementary two-pole rotating machine with uniform air gap, as shown in Figure, has a stator-winding self-inductance Lss of 50 mH, a rotor-winding self-inductance Lrr of 50 mH

Fixed bias, Fixed bias (base bias): Diagram: Fixed bias (Base ...

Fixed bias (base bias): Diagram: Fixed bias (Base bias) This type of biasing is also known as  base bias . In the instance above figure, the single power source (

Define the binary counting - counters, Define the Binary Counting - Counter...

Define the Binary Counting - Counters? The Binary counter is capable to be constructed from J-K flip-flops by taking the output of one cell to the clock input of the next The J

Calculate voltage and current phasors on a phasor diagram, Calculate Voltag...

Calculate Voltage and Current Phasors on a Phasor Diagram A synchronous motor is operated at rated load and unity power factor. The field current is increased by 20%. Show the

Distributed Control Sytems, 1. Produce a fully-labelled sketch to show the ...

1. Produce a fully-labelled sketch to show the components of a Direct Digital Control system. 2. State the minimum number of printed-circuit cards required to construct a basic co

Find differential equation & state-space representation, 1. For the followi...

1. For the following network: a. Find the differential equation assuming that v ( t ) is the input and the charge on the capacitor q ( t ) is the output. Hints: i R1= ( i R2

Harmonics, how harmonics shows effect on power systems?

how harmonics shows effect on power systems?

Combinational circuit, design a combinational ckt ,which detect whatever a ...

design a combinational ckt ,which detect whatever a no.(in binary) is divisable by 3 or 4

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd