Design a circuit using op-amp amplifier, Electrical Engineering

Assignment Help:

Design a circuit using op-amp that will reject the 60kHz power line noise and also reject high signal frequency above 800Khz. The stop-band width around the 60kHz centre frequency is 10kHz. Use a cascade of 1st order high pass and 1st order low pass filter to implement this circuit.  The voltage gain at passband frequencies is 10.

i) Explain briefly how the circuit works. Show all calculations steps and assumption made in your circuit design

ii) Show the circuit schematic with all the resistor and capacitor values labelled.

iii) Perform AC analysis on the circuit and obtain the bode diagram. The bode diagram should shows the voltage gain (Vout / Vin) in dB vs the signal frequency. Identify the -3dB cut-off frequency fL and fH from the plot. From the graph, estimate the roll-off rate. Based on the simulation result, comment on the performance of the filter. Does it meet the design requirement?

iv) List all components used together with its product code and price. Information on practical components should be obtained from Analog Devices, Farnell and RS website.


Related Discussions:- Design a circuit using op-amp amplifier

Rlc circuit, how started the use of complex variables in circuit analysis f...

how started the use of complex variables in circuit analysis for the first time.

Switching characteristics during turn off, Switching Characteristics During...

Switching Characteristics During Turn off The techniques  used for turning off a thyristor is known  as  commutation techniques. A  thyristor can be can be  turn off by reducin

Mid band voltage gain, For the amplifier circuit shown below estimate the m...

For the amplifier circuit shown below estimate the mid band voltage gain if the EARLY voltage (V A ) of the current mirror transistors is 80 volts.  Assume the d.c biasing is optim

What do you mean by counters, Q. What do you mean by Counters? The shif...

Q. What do you mean by Counters? The shift register can be used as a counter because the data are shifted for each clock pulse. A counter is a register that goes through a pred

Downsampling in dsp, #ques1. (MATLAB) Generate 100 samples of the signal ...

#ques1. (MATLAB) Generate 100 samples of the signal  = sin (0.125). We want to decimate this signal using D = 2. • Design a 25-order lowpass filter using the Parks-McClella

Enhancement operation of p-channel enhancement mosfet, Q. Show the Enhancem...

Q. Show the Enhancement operation of p-channel enhancement mosfet? As the gate terminal is insulated from the channel by the silicon dioxide layer, we can also apply a negative

Calculate the antenna parameters, For a helical antenna, the half-power bea...

For a helical antenna, the half-power beamwidth and directive gain are given by where C = πD, N = L/S, and S = C tan α,in which α is called the pitch angle, and The

What do you mean by frequency response, Q. What do you mean by Frequency Re...

Q. What do you mean by Frequency Response? As with all electronic circuits, op amps have limited frequency response. Because of the negative feedback of the circuit, the passba

Xthl exchange top of the stack with hl instruction , XTHL Exchange top of t...

XTHL Exchange top of the stack with HL Instruction The contents  of top  two location of the  stack are exchanged with the  contents of HL register pair. The contents  of reg

Transformes, how to calculate the sending line voltage

how to calculate the sending line voltage

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd