Explain a miller sweep generator, Electrical Engineering

Assignment Help:

Q. With the help of circuit diagram explain a Miller Sweep generator

Figure given below shows the circuit of a Miller integrator or a sweep circuit. Transistor Q1 acts as a switch and transistor Q2 is a common - emitter amplifier. i.e. a high gain amplifier. Consider the case when Q1 is ON and Q2 is OFF. At this condition, the voltage across the capacitor C and the output voltage V0 is equal to Vcc.

1423_Explain a Miller Sweep generator.png

 When a negative pulse is applied to the base of Q1, the emitter - base junction of Q1 is reverse biased and hence Q1 is turned OFF. Thus, the collector voltage (Vc1) of Q1 increases which increases the bias to Q2 and as a result Q2 is turned ON. Since Q2 conducts, Vout begins to decrease. Because the capacitor is coupled to the base of transistor Q2, the rate of decrease of output voltage is controlled by rate of discharge of capacitor. The time constant of the discharge is given by td = RB2C.

 As the value of time constant is very large, the discharge current practically remains constant. Hence, the run down of the collector voltage is linear. When the input pulse is removed, Q1 turns ON and Q2 turns OFF. The capacitor charges quickly to +Vcc through Rc with the time constant t =R C.


Related Discussions:- Explain a miller sweep generator

Explain cold rolled grain oriented steel, Discuss the properties and uses o...

Discuss the properties and uses of Cold rolled grain oriented steel. Cold rolled grain oriented steel:  Grain orientation of silicon steel is acquired by a special technique

Calculate the value in ohms of the rotor resistance, The synchronous speed ...

The synchronous speed of a wound-rotor induction motor is 900 r/min. Under a blocked-rotor condition, the input power to the motor is 45 kW at 193.6 A. The stator resistance per ph

Lift interface circuitry, Draw the circuit diagram for  the  connections to...

Draw the circuit diagram for  the  connections to the EPROM and  just one RAM device  as defined  in  the memory map in question  3. You must show all the connections required to o

DLD, Draw a logic diagram to implement F=ABCDE using only 3 input AND gates...

Draw a logic diagram to implement F=ABCDE using only 3 input AND gates

What is the size of ports in 8255, What is the size of ports in 8255? P...

What is the size of ports in 8255? Port-A : 8-bits Port-CU : 4-bits Port-B : 8-bits Port-CL : 4-bits

What are the five stages in a dlx pipeline, The five stages of DLX pipeline...

The five stages of DLX pipeline is:- ? Operand location ? Number of explicit operands per instruction ? Operand storage in the CPU ? Operations ? Type and size of o

determine the minimum dandwidth of the system - fsk and ask, 1. Data is to...

1. Data is to be transmitted using a modem at 9600 bps. Determine the minimum bandwidth of the system with the following modulation methods (a) FSK (b) ASK. Use the excess

Avalanche breakdown, Avalanche Breakdown: This type of breakdown takes...

Avalanche Breakdown: This type of breakdown takes place when both sides of junction are lightly doped and consequently the depletion layer is large. In this case, the electric

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd