Explain a miller sweep generator, Electrical Engineering

Assignment Help:

Q. With the help of circuit diagram explain a Miller Sweep generator

Figure given below shows the circuit of a Miller integrator or a sweep circuit. Transistor Q1 acts as a switch and transistor Q2 is a common - emitter amplifier. i.e. a high gain amplifier. Consider the case when Q1 is ON and Q2 is OFF. At this condition, the voltage across the capacitor C and the output voltage V0 is equal to Vcc.

1423_Explain a Miller Sweep generator.png

 When a negative pulse is applied to the base of Q1, the emitter - base junction of Q1 is reverse biased and hence Q1 is turned OFF. Thus, the collector voltage (Vc1) of Q1 increases which increases the bias to Q2 and as a result Q2 is turned ON. Since Q2 conducts, Vout begins to decrease. Because the capacitor is coupled to the base of transistor Q2, the rate of decrease of output voltage is controlled by rate of discharge of capacitor. The time constant of the discharge is given by td = RB2C.

 As the value of time constant is very large, the discharge current practically remains constant. Hence, the run down of the collector voltage is linear. When the input pulse is removed, Q1 turns ON and Q2 turns OFF. The capacitor charges quickly to +Vcc through Rc with the time constant t =R C.


Related Discussions:- Explain a miller sweep generator

Output characteristics , Output Characteristics The output  or drain  ...

Output Characteristics The output  or drain  characteristic of N - Channel  power MOSFET. When gate  is made positive with respect to the source an N type  channel  is formed

Net force on the wire due to the interaction of the b-field, Q. (a) Show by...

Q. (a) Show by applying Ampere's circuital law that themagnetic field associated with a long straight, current-carrying wire is given by B φ = µ 0 I/(2πr), where the subscript φ d

Show the conditions necessary for sustained oscillation, The conditions nec...

The conditions necessary for sustained oscillation can be summarized as follows: 1. There should be a positive feedback. 2. The loop gain of the circuit must be equal to or g

Architecture for Real-time systems, The paper should be written in the form...

The paper should be written in the format of a paper to be submitted to a conference (IEEE). There should be a minimum of three journal paper references. The topic should be a disc

Jfet common drain amplifier, Q. JFET Common Drain Amplifier? The common...

Q. JFET Common Drain Amplifier? The common drain FET amplifier is similar to the common collector configuration of the bipolar transistor. A general common drain JFET amplifier

Signals & systems, transformation of independent variable e.g. time related...

transformation of independent variable e.g. time related explaination

Find the capacitor voltage and current, Q. The energy stored in a 2-µF capa...

Q. The energy stored in a 2-µF capacitor is given by w c (t) = 9e -2t µJ for t ≥ 0. Find the capacitor voltage and current at t = 1s.

Explain about address structure, Q. Explain about Address Structure? A...

Q. Explain about Address Structure? Address Structure: ISDN address structure is illustrated in figure. ISDN number part has a maximum of 15 digits and ISDN sub address part

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd