Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Draw the logic diagram of 16-bit ROM Array and explain its principle of operation.
Ans:
16-bit ROM Array: A ROM that is read-only memory is an array of selectively closed and open unidirectional contacts. A 16-bit ROM array is demonstrated in Fig. (b). To choose any one of the 16 bits, a 4-bit address (A3, A2, A1, A0) is needed. The lower order two bits (A1, A0) are decoded through the decoder DL that selects one of the four rows, while the higher order two bits (A3, A2) are decoded through the decoder DH that activates one of the 4 column sense amplifiers.
Fig.(a) Logic Diagram of 16-bit ROM array
The diode matrix is made by connecting one diode with a switch among each row and column. For illustration the diode D21 is connected in between column 1 and row 2. The output is enabled through applying logic 1 at the CS input that is chip select. Programming a ROM implies to selectively open and close the switches in series along with the diodes. For illustration, if the switch of diode D21 is into closed position and if the address input is 0110, the row 2 is activated linking this to the column 1. As well the sense amplifier of column 1 is enabled that provides logic 1 output if the chip is selected means CS = 1. It shows as a logic1 is stored at the address 0110. Conversely, if the switch of diode D21 is open, logic 0 is stored on the address 0110.
Internal Organization of memory chip: Word line & bit lines 16x8 organization : 16 words of 8 bits per Form of an array
Discuss the problem when a boiler is fed with lime-soda softened water
Unification Algorithm - Artificial intelligence: To merge two statements, we should get a substitution which forms the two sentences similar. Remember that we write V/T to sign
What are the criteria for choosing a process for swapping into memory from the swap device? The resident time of the processes in the change device, the priority of the process
In a positive logic system, logic state 1 corresponds to ? Ans. For positive digital logic, we choose two voltages levels. Higher voltage shows logic 1 and a lower voltage sho
Define bidirectional bus? A bidirectional bus is that which permits the transfer of data either from memory to CPU during a read operation or from CPU to memory during write op
Which 802 standard provides for a collision free protocol? 802.5 standard gives for a collision free protocol.
Q. What do you mean by Drive Cache? Disk cache may be a part of RAM sometimes known as soft disk cache which is used to speed up access time on a disk. In latest technologies s
what is waterfall model
a c program to implement multiple stack in a single array
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd