Execution of a full instruction - computer architecture, Computer Engineering

Assignment Help:

Execution of a full Instruction:

Regard as the instruction:

Add (R3), R1

  • Executing this particular instruction needed the below described actions:

a) Fetch the instruction

b) Fetch the primary operand (the contents of the memory location pointed to by R3)

c) Perform the addition operation

d) Load the result into R1register

Control Sequence for instruction Add (R3), R1:

  • PCout, MARin, Read, Select4, Add, Zin
  • Zout, PCin, Yin, Wait for the MFC
  • MDRout, IRin
  • R3out, MARin, Read
  • R1out, Yin, Wait for MFC
  • MDRout, Select Y, Add, Zin
  • Zout, R1in, End

Branch Instructions:

  • PCout, MARin, Read, Select4, Add, Zin
  • Zout, PCin, Yin, Wait for the MFC (WFMC)
  • MDRout, Irin
  • offset_field_of_IRout, Add, Zin
  • Zout, PCin, End

 


Related Discussions:- Execution of a full instruction - computer architecture

Which scheduling in cpu is allocate for least cpu-burst time, The schedulin...

The scheduling in which CPU is allocated to the process with least CPU-burst time is called? Ans. Shortest job first Scheduling wherein CPU is allocated to the process with lea

Distinguish between an agent system and an expert system, Problem : (a)...

Problem : (a) The concept of an agent is generally defined by listing the properties that agents exhibit. Identify and describe the properties that you would associate with th

Embedded, explain djnz instruction of intel 8051 microcontroler

explain djnz instruction of intel 8051 microcontroler

Requirements for cache simulator, Using your cache simulator and using smal...

Using your cache simulator and using smalltex.din as your memory trace determine the total miss rate, compulsory miss rate, capacity miss rate, and conflict miss rate for the follo

Exdplain instruction buffers, Instruction buffers For taking the comple...

Instruction buffers For taking the complete advantage of pipelining pipelines must be filled continuously. So instruction fetch rate must be matched with pipeline consumption r

What is the session, What is the session.  Session is a collection of v...

What is the session.  Session is a collection of various groups of method. Every session is assigned to a single control terminal. This terminal is either a pseudo-device. or a

Rapid appllication development, Explain clearly the four stages in the Rapi...

Explain clearly the four stages in the Rapid Application Development

Determine the statement for array, Q. Determine the statement for array? ...

Q. Determine the statement for array? Determine the statement ALIGN A[i] WITH B[i] This statement aligns every A[i] with B[i] as displayed in Figure below. Figure

What is guard bits, What is guard bits? Guard bits are extra bits which...

What is guard bits? Guard bits are extra bits which are produced while the intermediate steps to yield maximum accuracy in the final results.

Unification algorithm - artificial intelligence, Unification Algorithm - Ar...

Unification Algorithm - Artificial intelligence: To merge two statements, we should get a substitution which forms the two sentences similar. Remember that we write V/T to sign

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd