Development tools environment , Computer Engineering

Assignment Help:

Main Objectives:
• MPLAB In-Circuit Debugger (ICD 2) functionality
• ICD 2 Connection design
• MPLAB ICD 2 setup with the PC and Interface board designed
• I²C Protocol buses technologies

MPLAB In-Circuit Debugger (ICD 2)

The MPLAB ICD 2 debugger/programmer tool: is a low cost real-time debugger and programmer for selected PIC microcontrollers and dsPIC DSCs. The ICD 2 uses two dedicated hardware lines (PGC and PGD) or pins that control In Circuit Serial ProgrammingTM (ICSPTM) of the device and, afterwards, debugging through proprietary, on-chip firmware.
The features of ICD 2 debug are built into the microcontroller and activated by downloading the debug code into the target processor. Some shared overhead expenses are one stack level, general purpose file registers and a small area of program memory when in the debug mode.
The ICD 2 main functions are downloading programs into the microcontroller. The programs are executed in real time and examined in detail with the debug functions of MPLAB. Also set watch variables and breakpoints from symbolic labels in C or assembly source code, and single step through C source lines or into assembly code. MPLAB ICD 2 can also be used as a development programmer for supported MCUs.

ICD2 CONNECTOR

Main Objectives:

  1. To enable between the ICD2 connector and any suitable peripherals e.g. ICD2 Debugger
  2. Uploading data or codes into the PIC via the connector

This is a way of plugging a PIC into a standard computer (PC). A separate piece of hardware, called a "Programmer or ICD2 Debugger" is required to connect to one side of the PC I/O port to the PIC on the other side. There are other frequently used connectors such as the parallel port, serial port (COM port), the USB etc.

ICD2 CONNECTOR PIN OUT

Defining the pins of the connectors on an ICD2 cable as shown in Figure below:

                        1654_ICD2.png

                                FIGURE: ICD2 cable

The standard In- Circuit Debugger (ICD2) cable is wired so that the pins are flipped between the ends. In other words, pin 1 on one end is connected to pin 6 on the other end, pin 2 to pin 5, etc. The pin out of each end is shown in table 3 below:
Table : ICD 2 PIN OUTS

Signal

ICD2 end pin    

Target end pin

VPP/ MCLR

 

6

    1

VDD

5

    2

GND

4

    3

PGD

3

    4

PGC

2

    5

not connected

1

    6


Related Discussions:- Development tools environment

A subroutine can be terminated unconditionally using exit, A subroutine can...

A subroutine can be terminated unconditionally using EXIT. True.

Explain load sharing processor configuration of spc, Explain how a centrali...

Explain how a centralized SPC organization works under load sharing operation. Under load sharing operation, an incoming call is allocated randomly or in a predetermined sequen

What is a multiple line field, What is a multiple line field? A multipl...

What is a multiple line field? A multiple line field is a special part of field which allows the user to enter multiple lines of data into it.

Layered architecture of edi, Layered Architecture of EDI: EDI is most c...

Layered Architecture of EDI: EDI is most commonly applied in the implementation and settlement phases of the trade cycle. In implementation of a simple trade exchange, the cust

Explain step by step switching system with neat diagram, With the help of a...

With the help of a neat diagram explain a step by step switching system. Configuration of a step by step switching system: A step by step switching system may be constr

Accessing a cache - computer architecture, Accessing a Cache:  Direct ...

Accessing a Cache:  Direct mapping: (Block address) modulo (Number of cache block in the cache) The valid bit indicate whether an entry contain a valid address.

Implementation of BUS, Q. Implementation of BUS Construction of a bus s...

Q. Implementation of BUS Construction of a bus system for four registers employing 4×1 multiplexers is displayed below. Every register has four bits which are numbered 0 throug

Logic gates required to build a half adder, What are the gates required to ...

What are the gates required to build a half adder ? Ans. The gates needed to build a half adder are EX-OR gate and AND gate as shown below the logic diagram of half adder:

Explain basic working of mainframes, Q. Explain Basic working of Mainframes...

Q. Explain Basic working of Mainframes? Mainframe computers are normally 32-bit machines or higher. These are suited to large organizations, to manage high volume applications.

Electric circuit analysis, mmmmmmmmmmmmm mmmmmmm s s s s s s s s s d d d ...

mmmmmmmmmmmmm mmmmmmm s s s s s s s s s d d d d d d d d d d d d d d f f ff g gg g g g g gg r r r rr r w ww w w ww w w

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd