Determine the full load voltage regulation, Electrical Engineering

Assignment Help:

A 25KVA, 3 phase, wye-connected, 400v synchronous generator has a synchronous impedance of 0.05 +j1.6 ohms per phase. Determine the full load voltage regulation at

(a) 0.8 power factor lagging,

(b) Unity power factor,

(c) 0.8 power factor leading.


Related Discussions:- Determine the full load voltage regulation

Forward voltage triggering , Forward Voltage  Triggering If V a is i...

Forward Voltage  Triggering If V a is increased the collector to emitter voltages of both  transistor are  also increased. Hence  the leakage current at J 2 increase. This

Transformer, how back emf is produced in transformer?

how back emf is produced in transformer?

Transformers, A 15kVA has a turns ratio 1:10. If the voltage applied is 13....

A 15kVA has a turns ratio 1:10. If the voltage applied is 13.8kV and the applied load is 20+j6. Find the current in the secondary winding and the active and reactive power consumed

Superposition, find current across r3 with two voltage as sources

find current across r3 with two voltage as sources

Dc circuits, Dc Circuits: In this unit, you have learned about methods...

Dc Circuits: In this unit, you have learned about methods of network analysis which are general in nature such as KCL, KVL, Nodal and Mesh analysis. These general methods may

Complement method of binary subtraction , complement method of binary subtr...

complement method of binary subtraction This  method is  used for  subtraction  as subtraction is  converted to addition. Use following  steps  to perform  subtraction ;

Digital control system, Please suggest recent application of DCS WHICH I CA...

Please suggest recent application of DCS WHICH I CAN USE AS A TOPIC OF MY Ph.D.

Determine the line current-total apparent power, A balanced three phase, fo...

A balanced three phase, four wire, WYE connect load consisting of per phase resistenance of A ohms and inductive reactance of D ohms/phase is connected to a B000 V three phase sour

How address and data lines are demultiplexed in 8085, How address and data ...

How address and data lines are demultiplexed in 8085? AD0-AD7 lines are multiplexed and the lower half of address A0-A7 is available only during T1  of the machine cycle. This

Computer architecture, outline what three features you would add (choose th...

outline what three features you would add (choose the three that you feel would be most advantageous) to the 16 bit version of the processor in order to enhance its power.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd