Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
A certain memory has a capacity of 4K × 8(i) How many data input and data output lines does it have?(ii) How many address lines does it have?(iii) What is its capacity in bytes?Ans.
(i) available capacity =4Kx8= 210 x210 x 8= 212x8Since in the 4Kx8 ,the second number shows the number of bits in each word therefore the number of data input lines will be 8 and also the data output lines.(ii) That has total 4K (212) address line that are required to address 212 locations.(iii) Capacity in bytes of this is 4K bytes.
A sorting algorithm is stable if Preserves the original order of records with equivalent keys.
Write the truth table for a clocked J-K flip-flop that is triggered by the positive-going edge of the clock signal. Ans. Logic diagram of JK flip flop Truth T
what inputcombinations may those hazard take place and how can they be eliminated? F1= AB'' + A''C + BC''D'' F2= AB + A''C''D + AB''D
How is communication between computers established in Internet. What characteristics need to be defined in a communication protocol? Explain the physical and logical paths in a com
Can we use flow logic control key words in ABAP/4 and vice-versa The flow control of a dynpro having os a few statements that syntactically ressemble ABAP/4 statements .Thou
What is basic Analog Design? Analog design is rather challenging than digital design as analog circuits are sensitive to noise, operating voltages, loading circumstances and ot
Give brief summary of common aspects found in spreadsheets - It's made up of columns and rows; every row is identified by a number and every column is identified with a letter
The logic 0 level of a CMOS logic device is approximately ? Ans. The low level is 0 volts approx in CMOS logic device.
Q. Illustrate processor arrangements? HPF$ PROCESSORS P2 (4, 3) !HPF$ TEMPLATE T2 (17, 20) !HPF$ DISTRIBUTE T2 (BLOCK, *) ONTO P1 Means that first dimension of T2 woul
Steps in Building the Structure Chart 1. Recognize top level modules and decompose them into lower levels 2. Add control connections 3. Add couples 4. Review and revis
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd