Design a 8 to 1 multiplexer using the fourvariable function, Computer Engineering

Assignment Help:

Design a 8 to 1 multiplexer by using the fourvariable function given by
F(A, B, C, D) = ∑ m(0,1,3,4,8,9,15).

Ans. Design of 8 to 1 Multiplexer: It is a four-variable function and thus we require a multiplexer along with three selection lines and 8 inputs. We select to apply variables B, C, and D for the selection lines. It is shown in Table no.1. The first half of given minterms are associated with A' and the second half with A. Through circling the minterms of the function and applying the rules for determine values for the multiplexer inputs, the implementation represented in Table no.2.
The specified function can be implemented along with a 8-to-1 multiplexer as represented in fig.(a). 3 of the variables as B, C and D are applied to the selection lines in order that is B is connected to s2, C to s1 and D to s0.  Hence the inputs of the multiplexer are 0, 1, A and A'. As BCD = 000,001 and 111 output F = 1 because I0 and I8 = 1 for BCD(000), I1 = 1and I9 =1 correspondingly. Thus, minterms m0 = A' B' C' m1 = A' B' C, m8 = A', B', C' and m9 = A' B' C generate a 1 output. While BCD = 010, 101 and 110, output F = 0, as I2, I5 and I6 respectively are equivalent to 0.

Minterm

A           B          C           D

F

0

0            0           0           0

1

1

0            0           0           1

1

2

0            0           1           0

0

3

0            0           1           1

1

4

0            1           0           0

1

5

0            1           0           1

0

6

0            1           1           0

0

7

0            1           1           1

0

8

1            0           0           0

1

9

1            0           0           1

1

10

1            0           1           0

0

11

1            0           1           1

0

12

1            1           0           0

0

13

1            1           0           1

0

14

1            1           1           0

0

15

1            1           1           1

1

Table no.1 Truth Table for 8-1 Multiplexer

613_Design a 8 to 1 multiplexer.png

Table no.2 Implementation Table for 8 to 1 MUX

2184_1Design a 8 to 1 multiplexer.png

Fig.(a) Logic circuit for 8-to-1 Multiplexer


Related Discussions:- Design a 8 to 1 multiplexer using the fourvariable function

Learning weights in perceptrons, Learning Weights in Perceptrons - Artifici...

Learning Weights in Perceptrons - Artificial neural network In detail we will look at the learning method for weights in multi-layer networks next chapter. The following descri

What do you mean by best fit, What do you mean by best fit?  Best fit a...

What do you mean by best fit?  Best fit allocates the smallest hole that is big enough. The whole list has to be searched, unless it is sorted by size. This method makes the sm

Non-repudiation achieved in designing e-cash based system, How can non-repu...

How can non-repudiation be achieved into designing e-cash based system? E-cash is fundamentally an online solution. The buyer should validate the coins by the issuer so as to g

What is a file, What is a file? A file is a named collection of relate...

What is a file? A file is a named collection of related information that is recorded on secondary storage. A file having either programs or data. A file has sure "structure" b

Describe the contents of a process control block, Describe the contents of ...

Describe the contents of a Process Control Block (PCB). Process Control Block (PCB): All processes are represented in the operating system by a task control block or a proces

Which TTL logic gate is used for wired anding, Which TTL logic gate is used...

Which TTL logic gate is used for wired ANDing ? Ans. Open collector output, TTL logic gate is used.

What is read only memory (rom) and define the use of it?, What is Read only...

What is Read only memory (ROM) and Define the Use of it? A simple kind of ROM can be constructed from a decoder, Or gates, and a number of wires. Input

Explain function of dual slope analogue to digital converter, Draw and expl...

Draw and explain the function of dual slope analogue to digital converter. Derive the equations used. Ans.               Dual slope A/D converter : This has 4 main blocks.

Representation in prolog - logic programs, Representation in Prolog - Logic...

Representation in Prolog - Logic Programs: If we justimpose some additional constraints on first-order logic, so than we get to a representation language knowing as logic prog

Integrating virtual memory, Integrating Virtual Memory, TLBs, and Caches - ...

Integrating Virtual Memory, TLBs, and Caches - computer architecture:   There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd