Define serial in - serial out shift registers, Electrical Engineering

Assignment Help:

Define Serial In - Serial Out Shift Registers?

An essential four-bit shift register can be constructed using four D flip-flops. The register is the first cleared forcing all four outputs to zero the input data is then applied sequentially to the D input of the first flip-flop on the left (FF0). All through each clock pulse one bit is transmitted from left to right. Suppose a data word to be 1001. The least significant bit (LSB) of the data has to be shifted through the register from FF0 to FF3.

1291_Serial In - Serial Out Shift Registers.png

In order to obtain the data out of the register they must be shifted out serially. This can be done non-destructively or destructively for destructive readout the original data is lost and at the end of the read cycle all flip-flops are reset to zero.

To evade the loss of data an arrangement for a non-destructive reading can be done by adding two AND gates an OR gate and an inverter to the system and the construction of this circuit is shown below.

69_Serial In - Serial Out Shift Registers 1.png

The data is loaded to a register when the control line is HIGH (that is WRITE). The data is able to be shifted out of the register when the control line is LOW (that is READ).


Related Discussions:- Define serial in - serial out shift registers

Discuss stepper motor interfaced to the 82c55, Discuss Stepper motor interf...

Discuss Stepper motor interfaced to the 82C55. A stepper motor rotates into steps in response to digital pulse input. There shaft of the motor rotates in equivalent increments

Total harmonic distortion, The site 450 kVA load is actually a three-phase,...

The site 450 kVA load is actually a three-phase, six pulse thyristor rectifier feeding a dc bus. Assuming that the voltage waveform at the site 11 kV bus is purely sinusoidal, calc

Mesh analysis procedure, Mesh analysis procedure : 1.  Assign a distinct...

Mesh analysis procedure : 1.  Assign a distinct current to every closed loop of the network. 2.  Apply KVL around every closed loop of the network. 3.  Solve the resulting

Service standards and agricultural users, Service standards: The forum...

Service standards: The forum of regulators (constituted through the central government for consistency in regulation in the area of distribution) will decide the basic framewo

Measurement, Why delay circuit used in CRO?

Why delay circuit used in CRO?

Rectification, diagram for full wave bridge circuit single phase,full wave ...

diagram for full wave bridge circuit single phase,full wave centre tap circuit and haif wave rectification circuit

Coherent psk system, To have the same value of P e , show that E b /N 0 in...

To have the same value of P e , show that E b /N 0 in a coherent-ASK system has to be twice that in a coherent PSK system.

Amplifier and active filter design, Amplifier and Active Filter Design Usin...

Amplifier and Active Filter Design Using Operational Amplifier 1) The purpose of this assignment is to train you to do some simple circuit design using op-amp. The circuit tha

Dc machine, why armature lamination notched in outer periphery

why armature lamination notched in outer periphery

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd