Define internet infrastructure, Computer Engineering

Assignment Help:

As we know how packets travel from one computer to another over the Internet. However what's in-between? Actually what makes up the Internet infrastructure or backbone?

963_Define INTERNET INFRASTRUCTURE.png

Figure: Internet Backbone

Internet backbone is made up of many large networks, which interconnect with each other. These large networks are termed as Network Service Providers or NSPs. These networks peer with each other to exchange packet traffic. Every NSP is essential to connect to Network Access Points or NAPs. At NAPs, packet traffic can jump from one NSP's backbone to another NSP's backbone. NSPs interconnect at Metropolitan Area Exchanges or MAEs also. MAEs serve same purpose as NAPs though are privately owned. NAPs were original Internet interconnects points. Both MAEs and NAPs are referred to as Internet Exchange Points or IXs. NSPs also sell bandwidth to smaller networks, like ISPs and smaller bandwidth providers. Below is a picture demonstrating this hierarchical infrastructure.

This isn't a true representation of an actual piece of the Internet. Above figure is only meant to demonstrate how NSPs could interconnect with each other and smaller ISPs. None of the physical network components are demonstrated in this figure. This is because a single NSP's backbone infrastructure is a complex drawing by itself. Most NSPs publish maps of their network infrastructure on their web sites and may be found easily. To draw an actual map of the Internet will be nearly impossible because of its complexity, size and ever changing structure.


Related Discussions:- Define internet infrastructure

Explain rmtrack, Highlights of the RMTrack application: ? Web based ac...

Highlights of the RMTrack application: ? Web based access permits your users to access the database from anywhere. ? Available as a hosted solution or a download for local in

Why echo suppressor is detrimental to full duplex operation, Echo suppresso...

Echo suppressor is detrimental to full duplex operation because? This disables one of the two pairs in a four-wire trunk line while a signal is detected upon another pair.

Designing logic circuits, When designing a logic circuit with multipleoutpu...

When designing a logic circuit with multipleoutputs it is usual to treat it as several circuitseach with one output. So for our example wewould design three circuits; one with outp

Mathematical applications, The current 32 and 64 bit machines can represent...

The current 32 and 64 bit machines can represent integers of around 9 digits and 30 digits respectively, while various scientific and mathematical applications have to represent in

Define pipeline speedup, Define pipeline speedup. S(m)=T(l)/T(m) Whe...

Define pipeline speedup. S(m)=T(l)/T(m) Where T(m) is the execution time for some target workload on an m-stage pipeline. T(l) is the execution time for some workload an

Universal elimination, Universal Elimination: Here for any sentence, t...

Universal Elimination: Here for any sentence, there is A, containing a universally quantified variable, v, just for any ground term, g, so we can substitute g for v in A. Thus

Connection machine fortran, Q. Connection Machine FORTRAN? Connection M...

Q. Connection Machine FORTRAN? Connection Machine Fortran was a subsequent SIMD language developed by Thinking Machines Corporation. Connection Machine Fortran incorporated all

Hlt instruction is implemented in processor, What happens when HLT instruct...

What happens when HLT instruction is implemented in processor? Ans) The Micro Processor go into the Halt-State and the buses are tri-stated.

What is the window of the working set of a process, What is the window of t...

What is the window of the working set of a process? The window of the working set of a method is the total number in which the method had referred the set of pages in the work

Low on the data-input line, For the 8-bit bidirectional register in Figure ...

For the 8-bit bidirectional register in Figure 3, verify the status of the register after every clock pulse for the LEFT RIGHT /control waveform given. A HIGH on this input permits

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd