Data transmission in bus topology, Electrical Engineering

Assignment Help:

Q. Data transmission in Bus Topology ?

Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology, link serves as a high way for all data signals and users connect on to the bus at their node location. In bus configurations, network control isn't centralized to a particular node. Here control is distributed among all nodes connected to the LAN. Data transmission on a bus network is generally in the form of small packets comprising user addresses and data. When one user/node desires to transmit data to another station, it monitors bus to determine if it's currently being used. If no other nodes/users are communicating over the network, monitoring node/user can start to transmit its data. Every node should monitor all transmission on the network and determine which are intended for them.


Related Discussions:- Data transmission in bus topology

Merits and demerits of fixed bias with emitter resistor, Merits: The ci...

Merits: The circuit has the trend to stabilize operating point against changes in temperature and β-value. Demerits: In this type of circuit, to keep I C  independent o

Combination of uni-selectors and two motion selectors, Q Using a combinatio...

Q Using a combination of Uni-selectors and two motion selectors, draw a diagram of thousand line exchange and illustrate its working. Ans: The diagram for such an exchange i

Electrical, star delta drawing with timer

star delta drawing with timer

Define the xor gate - microprocessor, Define the XOR GATE - Microprocessor?...

Define the XOR GATE - Microprocessor? The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high t

Circuit theory ., it''s 3 assignments and each assignment have 7 questions ...

it''s 3 assignments and each assignment have 7 questions so each assignment have 1 hour when I open it I have only 1 hour to finish it I can show him or her the practice question t

Give a block diagram for amodulo-5 binary ripple counter, Q. Give a block d...

Q. Give a block diagram for amodulo-5 binary ripple counter using JKFFs and draw its timing diagram.

Rim read interrupt mask instruction, RIM Read Interrupt Mask Instruction ...

RIM Read Interrupt Mask Instruction This  instruction is used  to read the  status  of interrupts  and  read the serial  input  data. The status  byte is loaded  into  the accu

Compute the signal-to-noise ratio, Q. (a) An ampli?er with F 0 = 3 or 4.77...

Q. (a) An ampli?er with F 0 = 3 or 4.77 dB, f 0 = 4 GHz, and BN = 14 MHz is used with an antenna forwhich T a =200K. The connecting path loss is 1.45, or 1.61 dB at a physical t

Bjt, what is compensation of bjt

what is compensation of bjt

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd