Construction - unijunction transistor, Electrical Engineering

Assignment Help:

Construction - UniJunction Transistor:

Construction: The basic structure of uni junction transistor is shown in fig. (a). It essentially consists of a lightly doped N type silicon bar with a small piece of heavily doped P type material alloyed to its one side to produce single P N junction, the single P L junction accounts for the terminology uni junction. The silicon bar, at its ends, has two ohmic contacts designated as base 1 (B1) and base 2 (B2), as shown and the P V; region is termed the emitter (E). The emitter junction is usually located closer to base 2 (B2) than base 1 (B1) so that the device is not symmetrical, because symmetrical units does not provide optimum electrical characteristics for most of the applications. The symbol for uni junction transistor is shown in fig. (b). the emitter leg is drawn at an angle to the vertical line representing the n type material slab and the arrowhead points in the direction of conventional current when the device is forward biased, active or in the conduction state. The basic arrangement for the UJT is shown in fig. (c). The worth noting points about UJT are given below :

1.  The device has only one junction, so it is called the uni junction device.

2.  The device, because of one P N junction, is quite similar to a diode but it differs from an ordinary diode that it has three terminals.

3.  The structure of UJT is quite similar to that of an N channel JFET. The main difference is that P type material surrounds the N type material in case of JFET and the gate surface of the JFET is much larger than emitter junction of UJT.

4. In a uni junction transistor the emitter is heavily doped while the N region is lightly doped, so the resistance between the base terminals is relatively high typically 4 to 10 k when the emitter is open.

5. The N type silicon bar has a high resistance and the resistance between emitter and base 1 is larger than that between emitter and base 2. It is because emitter is closer to base 2 than base 1.

6. UJT is operated with emitter junction forward biased while the JFET is normally operated with the gate junction reverse biased.

7. UJT does not have ability to amplify but it has the ability to control a large ac power with a small signal.

8. It exhibits a negative resistance characteristic and so it can be employed as an oscillator.


Related Discussions:- Construction - unijunction transistor

Mechanical structure of depletion type mosfet, Mechanical Structure of Depl...

Mechanical Structure of Depletion Type MOSFET The mechanical structure of this type of device is displayed in figure. In an IC, we would locate two n-type regions side by side

Peak inverse voltage - thyristor, Peak inverse Voltage   Peak  inverse v...

Peak inverse Voltage   Peak  inverse voltage is   important parameter in the design of rectifier circuit. PIV is the maximum  voltage that appears across the device  during its

..analong course design, Askhigh precision linear amplifier question #Mini...

Askhigh precision linear amplifier question #Minimum 100 words accepted#

Matlab simulation, Simulate and compare BER of QPSK system and 4-QAM system...

Simulate and compare BER of QPSK system and 4-QAM system without grey coding Eb/No=0.2.4.6.8.10

Determine the armature current and power factor of the motor, A three-phase...

A three-phase, wye-connected, 2300-V, 60-Hz, round-rotor synchronous motor has a syn- chronous reactance of 2 per phase and negligible armature resistance. (a) If the motor tak

Components of gis - methods, Methods: A successful GIS operates accordi...

Methods: A successful GIS operates according to a well-designed plan and business rules that are the models and operating practices unique to every organization. GIS gives i

Gis for distribution network management, Gis for Distribution Network Manag...

Gis for Distribution Network Management: You are well aware of the problems facing the distribution utilities to meet the day-to-day requirements of the power consumers, like

N-channel enhancement mosfet, Given an n-channel enhancement MOSFET having ...

Given an n-channel enhancement MOSFET having V T = 4V, K = 0.15 A/V 2 , I DQ = 0.5A, V DSQ = 10 V, and V DD = 20 V. Using the dc design approach outlined in this section, dete

Surge current - thyristor, Surge Current It is  the maximum admissib...

Surge Current It is  the maximum admissible peak value of  a sinusoidal half  cycle of 10 ms duration at a frequency of 50Hz. The  value is specified at a given junction tem

Obtain the sop expressions for given k map, Q. The K map of a logic functio...

Q. The K map of a logic function is shown in Figure, in which ds denote don't-care conditions. Obtain the SOP expressions.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd