Construct a shift register from S-R flip-flops, Computer Engineering

Assignment Help:

Construct a shift register from S-R flip-flops. Explain its working.

Ans:

S-R Flip-Flop Shift Register: Shift registers can be built through using SR flip-flops. Fig.(a) Demonstrates the 4-bit shift register, that uses RS flip-flops. This uses Four SR Flip-Flops in cascade and the inputs to the final three flip-flops in the chain receive complementary inputs, which is if S = 0, R = 1 and if S = 1, R = 0. The first flip-flop has complementary S and R inputs and, thus, this behaves like a D-type flip-flop. Due to the Inverter in the clock line, all data will be transferred to flip-flop outputs upon the positive going edge of the clock pulse.

Now here two inputs A and B. Any one of the inputs can be utilized. Because a 1 input at A or B will be a 1 input at S of the first flip-flop, like a outcome of double complementation, a positive going clock pulse will generate an output of 1 at Q of the first flip-flop. Usually both A and B inputs of the NAND gate are linked together while data is being fed and the NAND is not required to serve as a gate.

1688_Logic Diagram of S-R Flip-Flop Shift Register.png

Fig.(a) Logic Diagram of S-R Flip-Flop Shift Register


Related Discussions:- Construct a shift register from S-R flip-flops

Nature of intelligence, From the early AI pioneering stage the research ...

From the early AI pioneering stage the research emphasis has been on developing machines with intelligent behaviour. Machine intelligence however is hard to achieve. Some

Tree strucred directory, what is the operations in atree structured directo...

what is the operations in atree structured directory.

Convert the following from octal to binary, Q. Convert the following from o...

Q. Convert the following from octal to binary, decimal, hexadecimal and BCD. a) 7.7 b) 4037 c) 23.34

Interrupt signal interconnection network (isin), Interrupt Signal Interconn...

Interrupt Signal Interconnection Network (ISIN): When a processor wish to transmit an interruption to another processor, then this interrupt initially goes to ISIN, by which it

Full form of www, What do you understand by WWW WWW: The World Wide ...

What do you understand by WWW WWW: The World Wide is an architectural framework for accessing linked documents increase out over thousands of machines all over the world. It

Briefly explain register-to-register architecture, Register-to-Register Arc...

Register-to-Register Architecture In this organization results and operands are not accessed straight from main memory by scalar or vector registers. The vectors that are neede

Mention the two subsystem relationship, Mention the two subsystem relations...

Mention the two subsystem relationship. The relationship among two subsystems can be: Client-server Peer-peer

Explain in detail about the dynamic timing, Explain in detail about the Dyn...

Explain in detail about the Dynamic timing a. Design is simulated in full timing mode. b. Not all possibilities tested, as it is dependent on input test vectors. c. Simul

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd