Configure port to send logic, Computer Engineering

Assignment Help:

Configure port A for the lower 4 bits to be inputs and the upper 4 bits to be outputs. The program should chase a logic one from Pa4 -> Pa7, depending upon the condition of Pa0-Pa3 the speed of chase is increased.

Pa0  = 1  Slow Counter  
Pa1  = 1  Counter   
Pa2  = 1  Counter    
Pa3  = 1  Fast  Counter    
 
If all Pa0, Pa1, Pa2, Pa3 = 0 wait
 
The only major difference is the data direction i.e. this configures 4 input lines Pa0-Pa3 and 4 output lines Pa4-Pa7

Paddr
Bit7  Bit6  Bit5  Bit4  Bit3  Bit2  Bit1  Bit0
1  1  1  1  0  0  0  0
 
The full program is shown below

                  name first
padr          equ $0000
paddr        equ $0001
                 org $500
                 ldaa #$f0
                 staa paddr     set up half in and half out
loop0        ldaa #$10
                 staa padr     send data
                 jsr delay
                 ldaa #$20
                 staa padr     send data
                 jsr delay 
                ldaa #$40
                staa padr     send data
                jsr delay
                ldaa #$80
                staa padr     send data
                jsr delay
                jmp loop0
delay        ldab padr    ;get input from port a
                andb #$0f    ;mask of lower nibble only

                beq delay    ;repeat till selected
                ldab padr    ;get port a data again
                andb #$8    ; mask off bit 3 pa3
                bne loop3    ;if select go to loop3
                ldab padr    ;get port a data again
                andb #$4    ; mask off bit 2 pa2
                bne loop4    ;if select go to loop4
                ldab padr    ;get port a data again
                andb #$2    ; mask off bit 1 pa1
                bne loop5    ;if select go to loop5
                ldx #$ffff    ;assume pa0 is pressed load up x with ffff
                jmp loop1    ;carry on
loop2        ldx #$1    ;load up X with 1 fast
                jmp loop1    ;carry on
loop3        ldx #$f      ;load X with f
                jmp loop1
loop4       ldx #$ff    ;load x with ff
               jmp loop1
loop5      ldx #$fff    ;load x with fff slow
loop1      ldab #$1f    ;nested loop
loop6      decb
              bne loop6
              dex
             bne loop1    ;loop till zero
             rts               ;return back to main
             end


Related Discussions:- Configure port to send logic

Invariant of the class, What are the conditions that have to be met for a c...

What are the conditions that have to be met for a condition to be an invariant of the class? Ans) ? The condition should hold at the end of each constructor. ? The conditi

Signed 1’s complement representation, Q. Signed 1s complement representatio...

Q. Signed 1s complement representation? Another possibility that is also simple is use of signed 1's complement. Signed 1's complement has a principal. Add both numbers includi

Name the approaches used for generating the control signals, What are the t...

What are the two approaches used for generating the control signals in proper sequence? Hardwired control Micro programmed control

What is winchester technology, What is Winchester technology? The disk ...

What is Winchester technology? The disk and the read/write heads are placed in a sealed air-filtered enclosure known as Winchester technology.

What is the linkage section, The linkage section is part of a known as prog...

The linkage section is part of a known as program that 'links' or maps to data items in the calling program are working storage. It is the part of the called program where these sh

Bell lapadula model, A computer system provides protection using the Bell-L...

A computer system provides protection using the Bell-LaPadula policy. How would a virus spread if A) the virus were placed on the system at system low (the compartment that all o

Explain in detail about register transfer language, We have multiple instan...

We have multiple instances in RTL (Register Transfer Language), do you do anything special during synthesis stage? Whereas writing RTL(Register Transfer language),say in Verilo

Stepwise refinement of the program, What do you understand by stepwise refi...

What do you understand by stepwise refinement of the program? The method of "Stepwise refinement" means to take an object and move it from a general perspective to a exact leve

Web technology, Write short notes on Event Model.

Write short notes on Event Model.

Datastructure, deque insertion and deletion ..

deque insertion and deletion ..

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd