Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Concurrently read concurrently write?
It is one of the models derived from PRAM. In this model the processors access the memory locations simultaneously for reading and writing operations. In this algorithm that uses CRCW model of computation, n3 number of processors is used. Whenever a simultaneous write operation is executed on a particular memory location let's say m than there are odds of occurrence of a conflict. So the write conflicts it implies that (WR, RW, WW) have been resolved in the subsequent manner. In a condition when more than one processor attempts to write on same memory location, the value stored in memory location is always the sum of values computed by different processors.
Algorithm Matrix Multiplication using CRCW
Input// Two Matrices M1 and M2
For I=1 to n //Operation performed in PARALLEL
For j=1 to n //Operation performed in PARALLEL
For k=1 to n //Operation performed in PARALLEL
Oij = 0;
Oij = M1ik * M2kj
End For
The complexity of CRCW based algorithm is O(1).
Q. Define Point-to-point Communication? The simplest form of message is a point to point communication. A message is sent from the transmitting processor to a receiving process
What is analysis, list its sub stages? Understand the requirement by constructing models. The goal of analysis is to state what need is to be done and not how it is to be done.
Define device interface. The buffer registers DATAIN and DATAOUT and the status flags SIN and SOUT are part of circuitry commonly called as a device interface.
What is interactive reporting? A classical non-interactive report having of one program that makes a single list. Instead of one extensive and detailed list, with interactive
Discuss the concept of segmentation? Segmentation is method for the non contiguous storage allocation. This is different from paging as this supports user's view of his program
Determine the layout of the specified cache for a CPU that can address 1G x 32 of memory. show the layout of the bits per cache location and the total number of locations. a)
Integrating Virtual Memory, TLBs, and Caches - computer architecture: There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu
Const and volatile keywords should not be used together due to both are opposite in nature. A variable is declared as "const" means its value is not able to be altered but if i
1. Consider the one-time pad encryption scheme to encrypt a 1-bit message m, and assume m is chosen with uniform distribution from message space M={0,1}. Let E1 be the event "messa
In the past there was a large gap between speed of a memory andprocessor. So a subroutine execution for an instruction for illustration floating point addition may have to follow a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd