Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Concurrently read concurrently write?
It is one of the models derived from PRAM. In this model the processors access the memory locations simultaneously for reading and writing operations. In this algorithm that uses CRCW model of computation, n3 number of processors is used. Whenever a simultaneous write operation is executed on a particular memory location let's say m than there are odds of occurrence of a conflict. So the write conflicts it implies that (WR, RW, WW) have been resolved in the subsequent manner. In a condition when more than one processor attempts to write on same memory location, the value stored in memory location is always the sum of values computed by different processors.
Algorithm Matrix Multiplication using CRCW
Input// Two Matrices M1 and M2
For I=1 to n //Operation performed in PARALLEL
For j=1 to n //Operation performed in PARALLEL
For k=1 to n //Operation performed in PARALLEL
Oij = 0;
Oij = M1ik * M2kj
End For
The complexity of CRCW based algorithm is O(1).
Which Layer is not present in TCP/IP model? Presentation layer is not present into Transfer Control Protocol/IP Model.
Q. Explain about hard drives? Disks are generally mounted on a disk drive which comprises of an arm and a shaft along with electronic circuitry for read-write of data. Disk rot
Clarify the operation of IRET instruction. What memory locations comprise the vector for an INT 34 instruction? Interrupt return (IRET) instruction is used only with hardware
Q. What is task identifier? Each and every PVM task is uniquely recognized by an integer known as task identifier (TID) assigned by local pvmd. Messages are received from and s
FTP does not use ? FTP doesn't use User Datagram Protocol.
Q. Show the Importance of RISC Processors? Reduced Instruction Set Computers recognize a comparatively limited number of instructions. One benefit of a reduced instruction set
What is virtual memory? Virtual memory is a technique that permits the execution of processes that may not be completely in memory. It is the separation of user logical memory
Which method uses the greatest number of layers in the OSI model? Gateway utilizes the greatest number of layers into the OSI model.
Micro-instructions are stored in control memory. Address register for control memory comprises the address of subsequent instruction which is to be read. Control memory Buffer Regi
What is memory mapped I/O? When the I/O devices share the similar address space, the arrangement is known as memory mapped I/O.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd