Concurrently read concurrently write, Computer Engineering

Assignment Help:

Q. Concurrently read concurrently write?

It is one of the models derived from PRAM. In this model the processors access the memory locations simultaneously for reading and writing operations. In this algorithm that uses CRCW model of computation, n3 number of processors is used. Whenever a simultaneous write operation is executed on a particular memory location let's say m than there are odds of occurrence of a conflict. So the write conflicts it implies that (WR, RW, WW) have been resolved in the subsequent manner. In a condition when more than one processor attempts to write on same memory location, the value stored in memory location is always the sum of values computed by different processors.

Algorithm Matrix Multiplication using CRCW

Input// Two Matrices M1 and M2

For I=1 to n                                  //Operation performed in PARALLEL

      For j=1 to n                          //Operation performed in PARALLEL 

         For k=1 to n                    //Operation performed in PARALLEL

               Oij = 0;

               Oij = M1ik * M2kj

               End For

       End For 

End For

The complexity of CRCW based algorithm is O(1).


Related Discussions:- Concurrently read concurrently write

Lexical analyser, The aim of this project is for you to construct a fully w...

The aim of this project is for you to construct a fully working compiler for a small simple programming language, SPL. The compiler will read in SPL source code and produce ANSI C

Determine the values of the output of the logic gates, Write the values of ...

Write the values of the C output for the following gates: For a(n) ________ gate, the output is zero if any of the inputs are equal to  one. For a(n) ________ gate ,the

Types of buses, different types of buses with diagram

different types of buses with diagram

Example on public divisor, Q. Example on PUBLIC DIVISOR? Linker appends...

Q. Example on PUBLIC DIVISOR? Linker appends all segments having the same name and PUBLIC directive with segment name into one segment. Their contents are pulled together in co

Optimal number of disks , John Lindsay sells disks that have 25 software pa...

John Lindsay sells disks that have 25 software packages that show a variety of financial functions, including net present value, internal rate of return, and other financial progra

Design combinational-sequential electronic logic gate, Combinational/Sequen...

Combinational/Sequential Logic design with Integrated Circuits (Dual in line package) Car wash concept with the following steps in a Combinational Logic Diagram: 1.    Start

What is XMS, What is XMS Memory system is divided into 3 main parts. TP...

What is XMS Memory system is divided into 3 main parts. TPA (transient program area), system area and XMS (extended memory system). Type of microprocessor in your computer sign

Input - output devices using device controller, Q. Input - output Devices u...

Q. Input - output Devices using Device Controller? A device controller needs not to necessarily control a single device. It can typically control multiple I/O devices. It come

Illustrate working of synchronous counters, Q. Illustrate working of Synchr...

Q. Illustrate working of Synchronous Counters? The main drawback of ripple counter is delay in changing the value. How? To understand this let's take a case when state of rippl

Elucidate in brief the functions of the clock generator chip, Elucidate in ...

Elucidate in brief the functions of the clock generator chip, 8284. 8284 Clock generator: 8284 is an ancillary component to the microprocessors. Without clock generator, many

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd