Comparison between centralized and distributed spc, Computer Engineering

Assignment Help:

Explain the principles of operation of centralized SPC and distributed SPC and compare their performance.

All the control equipment is replaced with a single processor that must be rather powerful, in centralized control. This must be able of processing 10 to 100 calls per second, depending upon the load on the system, and concurrently performing various ancillary tasks. A typical an ESS control configuration by using centralized SPC is demonstrated in figure. A centralized SPC configuration may utilize more than one processor for redundancy reasons; two approaches are there to organizing stored program control:

Centralized: In this type control, all the control equipment is replaced with a single processor that must be fairly powerful.

Distributed: In such controlling, the control functions are shared through many processors within the exchange itself.

Dual processor architecture may be configured in centralized SPC to operate in one of three modes which are given below:

Standby mode: In this, one processor is active and another is on standby, both software and hardware wise. This standby processor brought online while active processor fails. Significant requirement of this configuration is the capability of the standby processor to reconstitute the state of the exchange system, while this takes over the control.

Synchronous duplex mode: In this mode, hardware coupling is given between the two processors that execute similar set of instructions and compare the results continuously. When a mismatch arises, the faculty processor is specified and taken out of service instantly. If the system is operating generally, the two processors have similar data in their memories at all the time and receive all information from the exchange environment.

Load sharing mode: In this operation, an incoming call is allocated randomly or into a predetermined order to one of the processors that after this handles the call right by completion. Therefore both the processors are active concurrently and share the resources and the load dynamically.

1191_Typically Centralized SPC Organization.png

FIG - Typically Centralized SPC Organization.


Related Discussions:- Comparison between centralized and distributed spc

Boolean algebra, https://www.chegg.com/homework-help/questions-and-answers/...

https://www.chegg.com/homework-help/questions-and-answers/57-karnaugh-maps-7-diagram-shows-system-hot-chocolate-drinks-vending-machine-vending-machi-q91661540

Dynamic programming problem, KK manufacturing company is faced with demand ...

KK manufacturing company is faced with demand for its product in each of the next four periods as shown in Table 1.  It must decide upon a production schedule to meet these demands

Sorting algorithms, Two way merge sort for 84,83,78,90,23,123,98,159,8,200

Two way merge sort for 84,83,78,90,23,123,98,159,8,200

Explain FIFO page replacement algorithm, Explain FIFO Page replacement algo...

Explain FIFO Page replacement algorithm. FIFO policy: This policy only removes pages in the order they entered in the main memory. By using this policy we simply eliminate a

Engineering applications, Engineering Applications A few of the enginee...

Engineering Applications A few of the engineering applications are: Airflow circulation over aircraft machinery, Simulations of simulated ecosystems. Airflow c

Passing parameters through stack, Q. Passing Parameters through Stack? ...

Q. Passing Parameters through Stack? The best scheme for parameter passing is through stack. It is also a standard scheme for passing parameters when assembly language is inter

Electronic typewriter , Electronic typewriter : An electronic typewriter h...

Electronic typewriter : An electronic typewriter has a 'memory' or 'electronic brain' which enables it to recall the whole document at a time and type it automatically at the pres

What is fork, What is Fork Clk gets its value after 1 time unit, rese...

What is Fork Clk gets its value after 1 time unit, reset after 10 time units, enable after 5 time units, data after 3 time units. All the statements are executed in parallel.

Illustrate clock signals of clock pulse generator, Q. Illustrate Clock sign...

Q. Illustrate Clock signals of clock pulse generator? Synchronization in a sequential circuit is attained by a clock pulse generator that gives continuous clock pulse.  Figure

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd