Bus master - computer architecture, Computer Engineering

Assignment Help:

Bus Master:

In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transactions .The process in bus communication that select between linked devices contending for control of the shared bus; the device currently in control of the bus is frequently termed the bus master. Devices can be allocated differing priority levels that will decide the option of bus master in case of contention. A device not at present bus master might request control of the bus before trying to initiate a data transfer by means of the bus. The normal protocol is that only 1 device may be bus master at any time and that all other devices act as slaves to this master. Only a bus master canstart a normal data transfer on the bus; slave devices respond to commands issued by the present bus master by supplying data requested or accepting data sent.

  • Centralized arbitration
  • Distributed arbitration

2182_Bus Master.png

 A simple arrangement for bus arbitration using a daisy chain

  • One bus-grant line and one bus-request line form a daisy chain.
  • This arrangement leads to considerable flexibility in formative the order.
  • The bus arbiter can be the processor or a distinct unit connected to the bus.

1259_Bus Master1.png



Related Discussions:- Bus master - computer architecture

Explain busy hour calling rate in telephone traffic, With reference to tele...

With reference to telephone traffic, explain the terms BHCR. BHCR: Busy hour calling rate is explained as the average number of calls originated through a subscriber througho

Define throughput, Define throughput?  Throughput in CPU scheduling is ...

Define throughput?  Throughput in CPU scheduling is the number of processes that are completed per unit time. For long processes, this rate might be one process per hour; for s

Define the thread libraries, Q. Define the Thread libraries? The most d...

Q. Define the Thread libraries? The most distinctive representatives of shared memory programming models are thread libraries present in most of modern operating systems. Illus

Artificial life - artificial intelligence, Artificial Life - artificial int...

Artificial Life - artificial intelligence: Give birth to new exits forms.  A swot of Artificial Life will certainly direct on what it means for a complex system to be 'aliv

Time slice, The Linux Process Scheduler uses time slice to prevent a single...

The Linux Process Scheduler uses time slice to prevent a single process from using the CPU for too long. A time slice specifies how long the process can use the CPU. In our simulat

Convert, haw to convert context free grammar to regular grammar

haw to convert context free grammar to regular grammar

Explain the following the address instruction, Explain the following the ad...

Explain the following the address instruction?  Three-address instruction-it can be represented as add a,b,c Two-address instruction-it can be shown as Add a,b

What does vuser_init action contain, Vuser_init action haves procedures to ...

Vuser_init action haves procedures to login to a server.

Determine less propagation delay in synchronous-ripple ckt, You have two co...

You have two counters counting up to 16, built through negedge DFF, First circuit is synchronous and second is "ripple" as cascading, which circuit has a less propagation delay? Wh

Define compilers with high level programming language, Define Compilers wit...

Define Compilers with High Level Programming Language? All high-level programming language (except strictly interpretive languages) comes with a compiler. Effectively the compi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd