Bus master - computer architecture, Computer Engineering

Assignment Help:

Bus Master:

In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transactions .The process in bus communication that select between linked devices contending for control of the shared bus; the device currently in control of the bus is frequently termed the bus master. Devices can be allocated differing priority levels that will decide the option of bus master in case of contention. A device not at present bus master might request control of the bus before trying to initiate a data transfer by means of the bus. The normal protocol is that only 1 device may be bus master at any time and that all other devices act as slaves to this master. Only a bus master canstart a normal data transfer on the bus; slave devices respond to commands issued by the present bus master by supplying data requested or accepting data sent.

  • Centralized arbitration
  • Distributed arbitration

2182_Bus Master.png

 A simple arrangement for bus arbitration using a daisy chain

  • One bus-grant line and one bus-request line form a daisy chain.
  • This arrangement leads to considerable flexibility in formative the order.
  • The bus arbiter can be the processor or a distinct unit connected to the bus.

1259_Bus Master1.png



Related Discussions:- Bus master - computer architecture

Explain functions of direct memory access, Q. Explain functions of direct m...

Q. Explain functions of direct memory access? Though CPU intervention in DMA is minimised however it should use path between interfaces that is system bus. So DMA involves an e

Which approaches not require knowledge of the system state, Which approache...

Which approaches do not require knowledge of the system state? Ans. Deadlock detection, deadlock prevention and deadlock avoidance; none of the given require knowledge of the s

Control unit (cu)-array processing, Control Unit (CU)  : Every PEs are unde...

Control Unit (CU)  : Every PEs are under the control of one control unit. CU controls the inter communication among the PEs. There is a local memory of CU also known as CY memory.

Derive the expression of traffic capacity, Traffic Capacity is given by? ...

Traffic Capacity is given by? Traffic Capacity = Switching capacity × Theoretical maximum load.

Explain congestion, Explain CONGESTION. CONGESTION: This is uneconomi...

Explain CONGESTION. CONGESTION: This is uneconomic to provide sufficient equipment to carry entire traffic that could possibly be given to a telecommunication system. Inside

Blocking and non-blocking network, Blocking and Non-Blocking network In...

Blocking and Non-Blocking network In non-blocking networks the route from any free input node to any free output node can always be offered. Crossbar is an best example of non-

Describe about general-purpose registers, Q. Describe about general-purpose...

Q. Describe about general-purpose registers? The general-purpose registers as the name proposes can be used for several functions. For illustration they may comprise operands o

Logical user-centered interactive design methodology, Question: Logical...

Question: Logical User-Centered Interactive Design Methodology is a methodology that identifies six clear stages to help in software development while keeping the user in mind.

Block diagram of a microcomputer system, Q. Block Diagram of a Microcompute...

Q. Block Diagram of a Microcomputer System? Before going on to consider the I/O sub/systems of a computer, let's discuss how a digital computer system can be realized by a micr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd