Briefly explain array processing in detail, Computer Engineering

Assignment Help:

Array Processing

We have seen that for executing vector operations the pipelining conception has been used. There is other method for vector operations. If we have array of n processing elements (PEs) It implies that several ALUs for storing several operands of vector then an n instruction i.e. vector addition is broadcast to all PEs , such that they sum all operands of vector at the same instance which means all PEs will perform computation in parallel. All PEs are synchronised under one control unit. This organisation of synchronous array of PEs for vector operations is termed as Array Processor. An array processor can handle one instruction and numerous data streams as we have seen in the case of SIMD organisation. So array processors are called SIMD array computers too. 

The organisation of an array processor is displayed in Figure below. The subsequent elements are organised in an array processor:

672_Array Processing.png

Figure: Organisation of SIMD Array Processor

Control Unit (CU): All PEs are under control of singl0065 control unit. CU manages the inter communication between the PEs. There is a local memory of control unit which is known as CY memory. The user programs are loaded in the CU memory. The vector instructions in program are decoded by CU and transmit to array of PEs. Instruction decoding and fetch is done by CU only. 

 

Processing elements (PEs): Every processing element comprises of ALU, its registers and a local memory for storage of distributed data. This PEs has been interconnected through an interconnection network. All PEs receive instructions from the CU and several element operands are fetched from their local memory. So all PEs execute the similar function synchronously in a lock-step fashion under the control of CU.   

 

It might be probable that all PEs require not participating in the execution of a vector instruction. So it is needed to adopt a masking technique to control the status of every PE. A masking vector is used to manage the status of all PEs such that only enabled PEs are permitted to take part in execution and others are disabled.

 

Interconnection Network (IN): IN executes data exchange among PEs and data routing and manipulation functions. This IN is under control of Control Unit.

 

Host Computer: An array processor can be connected to a host computer via the CU. The objective of the host computer is to broadcast a series of vector instructions from CU to the PEs. So host computer is a general-purpose machine which acts as a manager of entire system.

Array processors are "Special purpose computers" that have been used for the following:

  • real-time scene analysis
  • matrix algebra
  • matrix eigen value calculations
  • various scientific applications

 

SIMD array processor on large scale has been developed by NASA for earth resources satellite image processing. This machine has been named "Massively parallel processor" (MPP) since it comprises 16,384 processors which work concurrently. MPP provides real-time time varying scene analysis. However array processors aren't commercially popular as well as aren't commonly used. The reasons are that array processors are complicated to program in comparison to pipelining and there is a problem in vectorization.


Related Discussions:- Briefly explain array processing in detail

Efficiency of vector processing over scalar processing, Efficiency of Vecto...

Efficiency of Vector Processing over Scalar Processing As we know a serial computer processes single scalar operands at a time. So if we have to process a vector of length 'n'

How steps of instruction execution can be broken down, Q. How steps of inst...

Q. How steps of instruction execution can be broken down? Let's explain how these steps of instruction execution can be broken down to micro-operations. To make easier this dis

What are compilers and interpreters, What are compilers and interpreters? ...

What are compilers and interpreters? Compiler and Interpreter: These are two types of language translators. A compiler changes the source program (user-written program) int

Explain use of parallel sections construct, Q. Explain use of parallel sect...

Q. Explain use of parallel sections construct? This illustration explains use of parallel sections construct. Three functions, fun1, fun2, and fun3, all can be executed simulta

Differentiate memory mapped and isolated i/o, Q. Explain how does CPU perf...

Q. Explain how does CPU perform Read and Write operation on peripheral device taking suitable example in case of Asynchronous Technique. Differentiate Memory mapped and Isolated

Your worksheet and organizing the data, You presently work for an automotiv...

You presently work for an automotive parts supply store. Your company is growing, and is considering expansion. The company presently has three locations (North, South, and Central

Micooperation, please suggest me ,how to write microopertions,and study for...

please suggest me ,how to write microopertions,and study for computer architecture

Back propagation learning routine, Back propagation Learning Routine - Aart...

Back propagation Learning Routine - Aartificial intelligence As with perceptrons, the information in the network is stored in the weights, so the learning problem comes down to

Explain working of direct memory access, Q. Explain working of Direct Memor...

Q. Explain working of Direct Memory Access? In both programmed I/O and interrupt-driven processor is busy with executing input/output instructions and I/O transfer rate is limi

Explain about hamming error correcting code, Q. Explain about Hamming error...

Q. Explain about Hamming error correcting code? Richard Hamming at Bell Laboratories worked out this code. We will only introduce this code with help of an illustration for 4 b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd