Bootstrap, Computer Engineering

Assignment Help:

The device is packaged in a 80 pin PLCC device as shown.The main groupings of the pins are as follows Port A PA0 - PA7 Parallel Port or Timer Port B PB0 - PB7 Parallel Port or High address bus for expansion Port C PC0 - PC7 Parallel Port or Data bus for expansion Port D PD0 - PD5 Parallel Port or Serial communication 

Port E PE0 - PE7 Parallel Port or A/D conversion

Port F PF0 - PF7 Parallel Port or Low address bus for expansion

Port G PG0 - PG7 Parallel Port or Chip enables for expansion

XTAL/EXTAL Connections for crystal (F1N4 Version 4 MHz)

E System Clock output

4XOUT 4 times E clock

IRQ Interrupt request line (Active low)

XIRQ Non Masked interrupt request line (Active low)

MODA/MODB Inputs which set up the mode of operation

VRL/VRH A-D converter reference voltages

R/NW Read/write strobe for external expansion

Reset Bi-direction active low reset line for micro controller

VDD Power supply connection (+5Volts) Vss Power supply connection (0 Volts)

As you can see the design of a micro controller is fairly simple as most of the pins are used for the interfacing to the product. As previously mentioned the 68HC11 has four basic modes of operation, these can be set by hardware or software. The value of the pins MODA/B determines the mode of operation of the controller.

    MODB  MODA    Operation

    1       0    Normal single chip
    1       1    Normal Expanded
    0       0    Special Bootstrap
    0       1    Special Test
 
The simplest is the normal single chip mode; this sets the 68HC11 as a self contained micro controller and has no external address or data bus. The 512 byte EEPROM would contain all the program code and is addressed at 0xfe00 - 0xfff. This provides the user with the full range of I/O functions. However because the EEPROM space is 512 byte, programs are usually small approx. 200 lines of program. For larger program space the 68HC11 is expanded with external address and data space, however this uses some of the I/O pins. The memory map for both configurations is shown below

1704_Bootstrap.png


The remaining two modes are special, the first special mode is termed 'Bootstrap', this enables the designer to dynamically load up the controller with its program, instead of blowing the EEPROM externally. This is achieved by  a resident program configuring the serial channel to accept the program code , transfer it into RAM and transfer control to it .This is quite useful for development work when using the single chip normal mode . The remaining mode is the Test mode, this enables the EEPROM and Interrupt vectors to be disabled and mapped externally. This allows the designer full control over the micro controller during development. This is useful if an emulator is not available.


Related Discussions:- Bootstrap

Basic need of random access memory, Q. Basic need of Random Access Memory? ...

Q. Basic need of Random Access Memory? Main memory is Random access memory. It is generally organised as words of fixed length. Length of a word is termed as word length. Every

Avoiding local minima of multi-layered networks, Avoiding Local Minima of m...

Avoiding Local Minima of multi-layered networks-Artificial intelligence : The error rate of multi-layered networks over a training set could be calculated as the number of mis

Update -task updates, Update -task updates are Asynchronous updates.

Update -task updates are Asynchronous updates.

Write a c program to sort in ascending order of n numbers, Write a C progra...

Write a C program to sort in ascending order of n numbers. # include # include void main() { int a[25],no,i,j,m,t; clrscr(); printf("\nEnter Total number

Priority interrupt and synchronous bus, What is a Priority Interrupt? A...

What is a Priority Interrupt? Ans: A priority interrupt is a type of interrupt that establishes a priority over the many sources to determine which condition is to be serviced

Explain the differences between macros and subroutines, Explain the differe...

Explain the differences between macros and subroutines. Macros Vs Subroutines (i) Macros are pre-processor directives which are processed before the source program is pass

Testmanager can be used for performance testing, Rational Testmanager is a ...

Rational Testmanager is a complicated tool that can be used for automating performance tests on client/server systems. A client/server system have client applications accessing a d

By which companding helps in reducing signal, Companding helps in reducing ...

Companding helps in reducing with respect to signal:  (A) Interference                    (B) Signal overloading (C) Non linearity                 (D) Quantization noise

What is cyclomatic complexity, What is cyclomatic complexity? Cyclomati...

What is cyclomatic complexity? Cyclomatic complexity is a computer science metric (measurement) developed by Thomas McCabe used to generally calculate the complexity of a progr

Show the characteristic of cache memory, Q. Show the characteristic of cach...

Q. Show the characteristic of cache memory? The essential characteristic of cache memory is its fast access time. So very little or no time should be wasted when searching for

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd