Boolean expression derived from this k-map, Computer Engineering

Assignment Help:

Let us see the pairs that can be considered as adjacent in Karnaugh's here.

The pairs are: 

1)  The four corners 

2)  The four 1's as in top and bottom in column 00 & 01

3)  The two 1's in the top two rows of last column.

Corners can be represented by expressions: 

1)      Four corners

448_Boolean expression derived from this K-Map.png

2)      The four 1's in column 00 and 01 gives subsequent terms

2459_Boolean expression derived from this K-Map1.png

3)      The two 1's in last columns

810_Boolean expression derived from this K-Map2.png

So Boolean expression derived from this K-Map is

F    =   B¯D¯ +B¯C¯ +A¯CD¯

Expressions so obtained by K-Maps are in forms of sum of product form it implies that it is expressed as sum of products of variables. This expression can be expressed in product of sum form however for this special method are required to be used.


Related Discussions:- Boolean expression derived from this k-map

Difference in natural frequency and resonant frequency, (a)  Explain in a f...

(a)  Explain in a few sentences the difference between a natural frequency and a resonant frequency.  Also clarify why for a specific system or component these frequencies may diff

Explain what is a transaction in sap terminology, Explain what is a transac...

Explain what is a transaction in SAP terminology. In SAP terminology, a transaction is series of logically linked dialog steps.

What are the entities that swapped out of the main memory, What are the ent...

What are the entities that are swapped out of the main memory while swapping the process out of the main memory? All memory space occupied by the process, process's u-area, and

By which except ions of type error in java are handled, Except ions of type...

Except ions of type error in JAVA are handled by? Except ions of type error in the JAVA are handled through JAVA run time environment.

How many i/p & o/p a full adder logic circuit will have, A full adder logic...

A full adder logic circuit will have ? Ans. The full adder logic circuit also accounts the carry i/p generated in the earlier stage and it will add two bits. Hence three inputs

How to increase simulation speed, How to increase simulation speed     ...

How to increase simulation speed     First figure out what is eating away your CPU cycles. Is it 1. Compile time - Use a Make file to compile only files with changes and not

Explain instruction cycle and execution cycle, Q Explain Instruction cycle ...

Q Explain Instruction cycle and Execution cycle. and also explain Instruction Counter, Memory Address Register and Memory Buffer Register.

Dynamic memory allocation function, Name the dynamic memory allocation func...

Name the dynamic memory allocation function? Three dynamic memory allocation functions are: a) malloc, b) calloc and c) free.

Power supply in computer system, Q. Power supply in computer system? Co...

Q. Power supply in computer system? Computer operate electronically- either by power supply attained from your electric plug or batteries in case of portable computers. Though

Explain the architectural framework for electronic commerce, Explain the Ar...

Explain the Architectural framework for electronic commerce. An application independent framework to categorize service interaction relies on four basic dimensions   1.  Ser

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd