find the sending end voltage and current, Electrical Engineering

Assignment Help:

A 3-phase transmission line is 200km long. The line has a per phase series impedance of 0.25+j0.45 Φ/km and shunt admittance of j7.2ΦS/km. The line delivers 250MVA, at 0.6 lagging power factor and 120V to a 3-phase load.

a) Determine ABCD parameters of the line.

b) Find the sending end voltage, sending end current, voltage regulation and the efficiency of the line.

c) Determine the capacitance per-phase of the Y-connected capacitors to adjust the power factor of the load to unity and calculate the voltage regulation and the line efficiency in this case.

893_slack bus.png


Related Discussions:- find the sending end voltage and current

Execute a pspice program to solve for the node voltages, Q. For the circuit...

Q. For the circuit given in Figure, develop and execute a PSpice program to solve for the node voltages.

What is the use of modem control unit in 8251, What is the use of modem con...

What is the use of modem control unit in 8251? The modem control unit handles the modem handshake signals to coordinate the communication among the modem and the USART.

Speed control of ac machine, what is meant by pole changing methods in ind...

what is meant by pole changing methods in induction motor

The resistance of an 8 m length of the same wire, The resistance of a 5 m l...

The resistance of a 5 m length of wire is 600Ω.Determine: a)  the resistance of an 8 m length of the same wire, b)  the length of the same wire when the resistance is 420Ω

1- phase full bridge inverter with r- load , 1- phase  Full Bridge Invert...

1- phase  Full Bridge Inverter with R- Load 1-phase full  bridge inverter with resistive load R i it has  advantage over 1-? half  bridge  inverter that it does  not require

Bus organisation, Bus Organisation Set of  communication lines in micro...

Bus Organisation Set of  communication lines in microprocessor  which  carry  bits from microprocessor to  peripherals  ( memory  inputs ports  output  ports  and other chips

Show cmos logic families, Both DTL and TTL are based on the saturating BJT ...

Both DTL and TTL are based on the saturating BJT inverter. The transistor acts as a switch that connects or disconnects the collector and emitter. The switch is closed when suffici

Obtain the waveforms, Q. (a) Consider a diode circuit with RC load as shown...

Q. (a) Consider a diode circuit with RC load as shown in Figure. With the switch closed at t = 0 and with the initial condition at t = 0 that vC = 0, obtain the functional forms of

Extended industry standard architecture, How is EISA bus different from ISA...

How is EISA bus different from ISA bus? The Extended Industry Standard Architecture (EISA): it is a 32 bit modification to the ISA bus. Since computers became larger and had wi

Explain the time division space switching, a. Explain the time division spa...

a. Explain the time division space switching b. Verify the execution complexity of 2048 channel TST switch with 16 TDM links and 128 channels. Let the time slot of space switch

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd