What is physical address for each virtual address

Assignment Help Computer Engineering
Reference no: EM131517499

Question 1. A CPU has 6 bits physical address and generates addresses 00,01, 02, 04 ,08 06 , 10, 0E, OF and 16 in hex.

A. Show the contents of the cache using two way set associative mapping, assume LRU replacement policy.

  V TagData B1 B0 LRU

00

 

 

 

 

 

01

 

 

 

 

 

10

 

 

 

 

 

11

 

 

 

 

 

 


V
TagData
B1
B0
LRU

00

 

 

 

 

 

01

 

 

 

 

 

10

 

 

 

 

 

11

 

 

 

 

 

Question 2. Computer has 24 bits physical address and each memory location holds one byte. This computer has 64 cache lines ( 64 blocks), each block holds 16 bytes. Show format of address bus (tag , Index, and byte offset) using
A. Direct mapping.
B. 4 way set associative
C. 8 way set associative

Question 3. A computer has 16Kbytes of virtual memory, 8 Kbytes of main memory and page size of IK bytes. Following figure shows TLB and page table of the computer.

1. How many bits is virtual address
2. How many pages are in virtual memory
3. How many bits require for physical address
4. How many frames (blocks) are in main memory
5. Following virtual addresses are given, find physical addresses and identify if each address generates TLB Hit page, Page table Hit or(page fault or not

Address              TLB Hit Page Table Hit Page fault Physical address

3BAA hex

ICAChex

344F hex

Page Number  Frame Number

1110

011

0111 .

010

TLB

Page table Page frame V

0000

110

1

0001

111

1

0010

101

1

0011

-

0

0100

001

1

0101

100

1

0110

 

0

0111

 

0

1000

- .

0

1001

 

0

1010

000

1

1011

-

0

1100

-

0

1101

 

0

1110

-

0

1111

-

0

Question 4. A processor has 32 bits virtual address, 20 bits physical address, Assume size of each page is 8k bytes.

A. What is size of Virtual memory?
B. How many pages are in virtual memory?
C. How many blocks in Physical memory?
D. What is the size of Page table (number of locations and size of each location)

Question 5. Following figure shows Virtual, Main and Cache memories of a computer. Assume following Mapping

Page 4 maps to frame #3

Page 5 maps to frame #1

CPU generates address 12, 13, 16, and 17 in hex
A. Show the content of Page table, and TLB
B. What is Physical address for each virtual address?
C. Show the content of main memory and cache
E. Determine number of page fault

1955_Figure.jpg

Reference no: EM131517499

Questions Cloud

What is the irr for this project : Your firm is contemplating the purchase of a new $530,000 computer-based order entry system. If the tax rate is 34 percent, what is the IRR for this project?
Explain how ambiguity helps promote policy making : Discussion: "The Difficulties of Writing Policy"- Explain how ambiguity helps promote policy making and how goal ambiguity makes policy design more difficult.
Final stage of the business plan development : You are now in the final stage of the business plan development. All previous documentation must be combined into one (1) document.
Obtain the case through the uml library : ROGER'S DILEMMA: A Situational Examination of Ethical Behavior in the Presence of Internal Control Deficiencies Due Monday of Week 12.
What is physical address for each virtual address : CSC 305 Computer Organization-What is Physical address for each virtual address - find physical addresses and identify if each address generates TLB Hit page
Evaluate the cultural issues that need to be addressed : Analyze the ethical considerations that apply. Describe the organization's current hiring needs and projected hiring needs for the coming year
Principles of motivational theories : How might a team be strengthened by the application of the principles of motivational theories?
National health planning resource and development act : Select among any health care policies such as Hill-Burton, Medicare/caid, National Health Planning Resource and Development Act.
Explain the interconnections among various societal systems : The theory does not explain "why" white collar crime exists, but attempts to explain the interconnections among various societal systems.

Reviews

Write a Review

Computer Engineering Questions & Answers

  Generating a brand new database for a company

If you were preparing to generate a brand new database for a company, explain whether you think there is the necessity of interviewing the users to find out what the colors and the designs they like.

  Obtain the stresses in each member

The members of the roof truss shown in the accompanying figure have a cross-sectional area of approximately 21.5 in2 and are made of Douglas-fir wood.

  What would you say to a vendor that tells you

What would you say to a vendor that tells you that his system runs 50% of the SPEC benchmark kernel programs twice as fast as the leading competitive system? Which statistical fallacy is at work here?

  Problems on b tree

Problems on B tree

  Write python code to generate three lists of random numbers

DS 710 Homework 6 - R assignment. Write Python code to generate three lists of random numbers which model potential revenue: one list with 12 months of revenue using the current mean and standard deviation, another list with 12 months of revenue u..

  Implement a small test application

Implement a small test application to demonstrate your solution. Show how your solution works to support the described use case with a sequence diagram.

  Defining relationships within a database can improve

Defining relationships within a database can improve search capabilities and optimal performance of the database in the long run.

  Write down a STATA Code for each question

Write down a STATA Code for each question in the two questioners given follow all the rules below- Code should be organized and in sequence

  Questionset up a systems analysis report detailing aces

questionset up a systems analysis report detailing aces problem and a system solution that can be implemented using pc

  How various blocks of main memory are there

A computer using fully-associative cache has 2^32 words of main memory and a cache of 1024 blocks. Each cache block includes 32 words.

  Develop flip flop which is equivalent to the 74x74

Develop flip flop which is equivalent to the 74x74 positive-edge-triggered flip flop using a 74x109 positive-edge-triggered flip flop. No other component is to be used.

  Describe the best approach to integrating domain-specific

q1. write a 200- to 300-word short answer response that addresses the followingwhat is the best approach to integrating

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd