Build digital logic circuit in the logisim simulator

Assignment Help Other Engineering
Reference no: EM131048420

Task Description:

You are to build (and test) the following digital logic circuit in the Logisim simulator and write a short report that describes your circuit. The maximum mark that you are able to achieve on the assignment will be determined by the difficulty of the circuit you decide to build.

Circuit Options:

Circuit

OPTION1: Part A only

OPTION2: Part A and Part B

You must label each circuit and template that you construct with the Annotation tool and ensure that all the inputs are labelled as instructed in this sheet. Each circuit and template must be labelled with:

1. Your name

2. Your student number

3. An appropriate label for each input

4. An appropriate label for each output

5. An appropriate label for the template that describes its function

Requirements:

For this assignment you are required to implement a simple key and lock mechanism. The key will be an octal digit (3 input bits, values 0..7). The lock will also be an octal digit (3 input bits, values 0..7). The key will fit the lock if its octal digit matches the octal digit of the lock.

Example 1: Key is 2 and Lock is 7. The numbers (2 and 7) do not match, the key does not unlock the lock.

Example 2: Key is 6 and lock is 3. The numbers (6 and 3) do not match, the key does not unlock the lock.

Example 3: Key is 5 and lock is 5. The numbers (5 and 5) match, the key unlocks the lock.

Part A

Circuit Option 1: Part A Only:

The implementation for this part must use only the three basic logic gates (AND, OR, NOT) with maximum 2 inputs.

You are required to implement a circuit where the user (you) can input a key value (K1, K2, and K3) and a lock value (L1, L2, and L3) and the circuit decodes the K1, K2, K3 and L1, L2, L3 values using a decoder (see lecture notes) as well as other permitted logic gates to determine if the key matches the lock.

The output will be a single LED labelled OPEN which is lit if the key matches the lock, and is not lit if the key and lock are different.

Part B

Circuit Option 2: Part A and Part B:

For this part, the lock allows a certain number (n) of incorrect attempts. The number of times an invalid key value can be input ranges from 0 to 7 and should be set via a combination of three separate inputs: X1, X2 and X3 Note: You can combine the 3 inputs into a single 3 bit input. With an n value of 0 you can make 0 incorrect key attempts (ie. The first attempt has to work and the OPEN LED has to light up and be set to 1).

Using the same circuit as Part A, add additional circuitry to count how many incorrect attempts have been made.

Counting incorrect key attempts (for the case where n is greater than 0): If the number of incorrect attempts in a row is equal to n (the total number of allowable incorrect attempts) then the lock is permanently locked and can no longer be unlocked even if the correct key value is supplied after that.

Counting incorrect key attempts (for the case where n is equal to 0) With an n value of 0 you can make 0 incorrect key attempts (ie. The first attempt has to work and the OPEN LED has to light up and be set to 1).

Reset when correctly unlocked

If the lock is unlocked before n incorrect attempts have occurred, then the count of the number of incorrect attempts resets to 0. This means that if the lock is unlocked, then n incorrect attempts will again be possible before the lock is locked forever.

The circuit will have a single LED output labelled OPEN. If, and only if, the key and lock match then the OPEN LED will be set to 1. If the key and lock value do not match the OPEN LED will be 0. If n incorrect unlocking attempts are made, the OPEN LED will remain at 0 and cannot be set to 1.

n

X1

X2

X3

0

0

0

0

1

0

0

1

2

0

1

0

3

0

1

1

4

1

0

0

5

1

0

1

6

1

1

0

7

1

1

1

Values for X1, X2, X3

For Part B only, you may use only the three basic logic gates (AND, OR, NOT) with maximum 2 inputs, as well as the more advanced counter and comparator circuits (only those two) from the Logisim circuit library.

Attachment:- Assignment_Option1-2.rar

Reference no: EM131048420

Questions Cloud

Center line and control limits for this chart : Dry bleach. The net weight (in ounces) of boxes of dry bleach are monitored by taking samples of 4 boxes from each hour's production. The process mean should be µ = 16 oz.
Actual business or manufacturing processes : Common causes, special causes. In Exercise 27.1, you described a process that you know well. What are some sources of common cause variation in this process? What are some special causes that might at times drive the process out of control?
Scheduling its operating rooms efficiently : Pareto charts. A large hospital was concerned about whether it was scheduling its operating rooms efficiently. Operating rooms lying idle may mean loss of potential revenue.
Describes your own reasons for lateness : Pareto charts. Continue the study of the process of getting to work or class on time from Exercise 27.2. If you kept good records, you could make a Pareto chart of the reasons (special causes) for late arrivals at work or class. Make a Pareto char..
Build digital logic circuit in the logisim simulator : 1007ICT - Computer Systems and Networks - implementation for part must use only the three basic logic gates and you may use only the three basic logic gates (AND, OR, NOT) with maximum two inputs.
What difference between managerial and financial accounting : What's the difference between managerial and financial accounting? What are each used for? Can you also provide some examples and descriptions of reports used in each area?
Financially pressed by restrictions on reimbursement : Pareto charts. Pareto charts are bar graphs with the bars ordered by height. They are often used to isolate the "vital few" categories on which we should focus our attention. Here is an example
Information on a key step within the process : Process measurement. Based on your description of the process in Exercise 27.1, suggest specific variables that you might measure in order to
Actual business or manufacturing processes : Describe a process. Choose a process that you know well. If you lack experience with actual business or manufacturing processes, choose a personal process such as ordering something over the Internet, paying a bill online, or recording a TV show o..

Reviews

Write a Review

Other Engineering Questions & Answers

  What are the key technological issues behind the technique

How does this process / technique / etc. improve on what had been done in the past - what are the key technological issues behind the technique?

  An alpha level of 0.05 for testing their hypotheses

What are some experiments for which you might want a lower alpha level (e.g., 0.01)?

  Develop a paper design of a system

The purpose of this assignment is to develop a paper design of a system to address an important need.

  What factor must the width of all transistors be increased

For the sense amplifier of Fig. 16.20, show that the time required for the bit lines to reach 0.9VDD and 0.1VDD is given by td = (CB/Gm ) ln (0.8VDD/?V ) , where ?V is the initial difference voltage between the two bit ines.

  Dimensional finite difference equation

One of the strengths of numerical methods is their ability to handle complex boundary conditions. In the sketch, the boundary condition changes from specified heat flux, if: (into the domain), to convection, at the location of the node m, n. Write..

  Process of transforming data using an algorithm

Do project title is Data Encryption and hide in Images the title is in fill (project proposal) and all steps of the project in fill (project planning).

  What total load will steel shore be able to carry

What total load will a AS 550 steel shore be able to carry if the outside diameter is 2.5 inches and a wall thickness of 0.154 inches

  Multipah channel models

A transmitter transmits a signal s(t) with carrier frequency fc. The signal reaches the receiving antennas through three paths. The path gains are a1, a2, and a3.

  Define constraints and objective function accordingly

Formulate a linear programming model for this problem. Define decision variables, and then define your constraints and objective function accordingly.

  What are the processes for developing a new mine

What are the processes for developing a new mine in Western Australia -  Schedule production for the mine detailed below to optimize copper concentrate at minimum mining cost using a maximum of five stopes operating at a time.

  Which is the preferred environmental condition

Which is the preferred environmental condition for handling electronic components that are ESD sensitive -  Higher relative humidity (RH) environment

  Adopt a condensing power plant

Adopt a condensing power plant with a feedwater tank (MV) with the wiring diagram and information - High-pressure turbines are isentropic efficiency of 0.88.

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd