What is tri-state logic, Computer Engineering

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri-state logic has a third line known as enable line.               

 

 

 

Posted Date: 4/6/2013 3:46:29 AM | Location : United States







Related Discussions:- What is tri-state logic, Assignment Help, Ask Question on What is tri-state logic, Get Answer, Expert's Help, What is tri-state logic Discussions

Write discussion on What is tri-state logic
Your posts are moderated
Related Questions
Q. Show Sample Instruction Format of MIPS instruction? Early MIPS architectures had 32-bit instructions and later versions have 64-bit implementations. The first commercial

what is initial interval and latency in a functional unit(fp) of a pipeline

By using Rwatch, Awatch command in GDB we can set read or write watchpoint for a variable.

Q. Differentiate the Multiplexer and Demultiplexer with respect to their concept, block diagram and circuit. Q. What is the difference between Synchronous sequential circuits an

State the Encryption and decryption process with example Encryption and decryption process in the Figure where Ram wants to send a confidential message to his friend Shyam. Ram

Floating gate Avalanche Injection MOS (FAMOS) transistor is used in every cell of EPROM.

For the circuit demonstrated below, what is the Maximum Frequency of Operation? Are there any hold time violations for FF2? When yes, how do you modify the circuit to ignore them?

Execute the following functionality using Java & SQL with simple GUI interface: 1.  Insert/delete/update an XML document.  2.  Insert/delete/update a category.  3.  Alloca

Advantages of Object oriented analysis design The OO approach inherently makes every object a standalone component which can be reused within specific stat problem domains we

Q. Describe Critical Directive in FORTAN? The critical directive permits one thread executes associated structured block. When one or more threads attain critical directive the