Q. What is the Future of Hyper threading?

Current Pentium 4 based MPUs employ Hyper-threading however next-generation cores, Conroe, Merom and Woodcrest will not. As some have alleged that this is since Hyper-threading is somehow energy inefficient, this isn't the case. Hyper-threading is a specific form of multithreading and multithreading is surely on Intel roadmaps for generation after Conroe/ Merom/Woodcrest. Quite a few other low power chips employ multithreading, including PPE from Cell processor, CPUs in Play station 3 and Sun's Niagara. Concerning future of multithreading real question is not whether Hyper-threading would return, as it would, though how it will work. Presently Hyper-threading is identical to concurrent Multi-Threading however future variants can be different. Henceforth, trends parallel codes have been effortlessly ported to Pilot Cluster, generally with improved results and Public Domain and Commercial Resource Management Systems have been evaluated in Pilot Cluster Environment.

The proposed enhancements in these architectures are as below:

• Inter-campus computing
• Further developments in Heterogeneous Systems
• Faster communications
• Management of wider domains with collaborating departments
• High Performance language implementation

 

Posted Date: 7/16/2013 5:42:28 AM | Location : United States

Ask an Expert

Related Discussions:- What is the future of hyper threading, Assignment Help, Ask Question on What is the future of hyper threading, Get Answer, Expert's Help, What is the future of hyper threading Discussions

Write discussion on What is the future of hyper threading
Your posts are moderated

Write your message here..

Related Questions

What are modes of operation of centralized spc, What are modes of operation... What are modes of operation of centralized SPC? In about all the present day electronic switching systems utilizing centralized control, only a two-processor configuration is

What is branch instruction, What is branch instruction? As a result of ... What is branch instruction? As a result of branch instruction is a type of instruction which loads a latest values into the program counter.

Scsi bus - computer architecture, SCSI Bus:   Defined by ANSI - X3.... SCSI Bus:   Defined by ANSI - X3.131   50, 68 or 80 pins   Max. transfer rate - 160 MB/s, 320 MB/s. SCSI Bus Signals   Small Computer System Interface

What is digital signature, Digital Signature is Software to recognize si... Digital Signature is Software to recognize signature

Write your array of text into file, Part I: 1. The program starts by prin... Part I: 1. The program starts by printing your initial with an end sign ">". For example, "cjx >"; 2. Then, you can type in the following "vi filename". For example, "vi myp.c

Routines which handle dynamic processes, Q. Routines which handle dynamic p... Q. Routines which handle dynamic processes? number of routines which handle dynamic processes:  int pvm_joingroup( char *group ) Enrolls calling process in a na

What is state and state diagram, What is state and state diagram? A sta... What is state and state diagram? A state is an abstraction of values and links of an object. Set of values and links are grouped together into a state according to the group be

Briefly describe the principles of blissymbols, Question : a) Visual co... Question : a) Visual communication was first developed in pre-history. Write short notes on the following terms: i. Geoglyph ii. Petroglyphs b) Briefly describe the p

Explain about hybrid model, Q. Explain about Hybrid model? Hybrid model... Q. Explain about Hybrid model? Hybrid models are normally tailor-made models suiting to particular applications. In fact these fall in category of mixed models. These type of a

Support concurrent programming, Q) a.Define the programming-language featur... Q) a.Define the programming-language features that are required to properly  support concurrent programming? b. What support do these features need from the operating system?