What are the features of cisc processors, Computer Engineering

What are the Features of CISC Processors

The standard features of CISC processors are listed below:

 CISC chips have a large amount of dissimilar and complex instructions.

 CISC machines generally make use of difficult addressing modes.

 Different machine programs can be implemented on CISC machine.

 CISC machines uses micro-program control unit.

CISC processors are having limited number of registers.

 

Posted Date: 7/27/2013 1:32:57 AM | Location : United States







Related Discussions:- What are the features of cisc processors, Assignment Help, Ask Question on What are the features of cisc processors, Get Answer, Expert's Help, What are the features of cisc processors Discussions

Write discussion on What are the features of cisc processors
Your posts are moderated
Related Questions
Q. Explain Point-to-point Message Passing? In point to point message passing, one process transmits/receives message from/to another process. There are four communication modes

Format functions can be used to format lot of the expressions such as money, time, date, percentages and numbers. These functions are much easier to use in VBA. User defined date,

What do you do if you have given functionality that wasn't listed in the requirements? - If the functionality isn't essential to the purpose of the application, it should be re

Cache-Only Memory Access Model (COMA) As we have considered earlier, shared memory multiprocessor systems can use cache memories with each processor for decreasing the execution

What are the use of job queues, ready queues and device queues? As a process enters a system they are put in to a job queue. These queues having of all jobs in the system. The

Q. Ready and Standard mode for point-to-point message passing? Ready mode: Transmitting can be started only if matching receive has already been initiated.  Standard mode: M

Q. Explain Memory Write operation? Memory write operation transfers content of a data register to a memory word M selected by the address. Presume that data of register R1 is t

Analysis of Sort_Bitonic(X) The bitonic sorting network needs log n number of phases for performing task of sorting the numbers. The first n-1 phases of circuit can sort two n/

Question 1 Give a brief explanation on message oriented middleware Question 2 Describe Distributed object model Question 3 Explain File systems in a distributed computing Env

CSEG SEGMENT  ASSUME CS:CSEG, DS:CSEG, SS:CSEG  ORG 100h START:MOV AX, CSEG; Initialise data segment  MOV DS, AX; register using AX  MOV AL, NUM1; Take the first num