War (write after read) - data hazards , Computer Engineering

Assignment Help:

WAR (write after read) - Data hazards in computer architecture:

WAR (write after read) - j tries to write at destination before it is read by i , hence i  wrongly gets the new value. This cannot happen in our instance pipeline because all reads are near the beginning (in ID) and all writes are late (in WB). This hazard take place when there are some instructions that write results early on in the instruction pipeline, and other instructions that read a source late on in the pipeline.

Because of the normal structure of a pipeline, which naturally reads values before it writes results, such type of hazards are rare. Pipelines for difficult instruction sets that hold up auto increment addressing and need operands to be read lately in the pipeline could build a WAR hazards.

If we customized the DLX pipeline as in the above instance and also read some operands late, such as the source value for a store instruction, a WAR hazard could be take place. Here is the pipeline timing for such type of potential hazard, highlighting    the stage where the     clash    takes place:

1579_WAR (write after read) - Data hazards.png

If the SW reads R2 at the  time of second half of its MEM2 stage and the Add writes R2 during the first half of its WB stage, the SW will wrongly read and store the value genrated by the ADD instruction.


Related Discussions:- War (write after read) - data hazards

How many precision resistors requires a weighted resistor, A weighted resis...

A weighted resistor digital to analog converter using N bits requires a total of ? Ans. Digital to analog converter, a weighted resistor using N bits needs a total of N precisi

Design issues related to interrupt-driven input - output, Q. Design issues ...

Q. Design issues related to interrupt-driven Input - output? So interrupt handling includes interruption of currently executing program, execution of interrupt servicing progra

Design a nand-to-and gate network, Q Use as few gates as possible, design a...

Q Use as few gates as possible, design a NAND-to-AND gate network that realize the following Boolean algebra expression. ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + A'BCD')

What are the input for uml development, What are the Input for UML developm...

What are the Input for UML development UML is an attempt to standardize artefacts of analysis and design consisting of semantic models, diagrams and syntactic notations. The fi

Microprocessor, what is opcode for addition and subtraction

what is opcode for addition and subtraction

What is the benefit of report wizard over an auto report, What is the benef...

What is the benefit of Report Wizard over an Auto Report? It takes a little more work to make a report with the report wizard than with the Auto Report but you have a lot more

Why is green screen more popular for compositing, Question: (a) Explain...

Question: (a) Explain clearly, from pre-production to post production how you would carry out the scene with multi-camera. (b) What are the there main aspects that should be

What is a cgi bin directory, A CGI bin directory is a special directory on ...

A CGI bin directory is a special directory on the server where CGI scripts are allowed to be implemented. Most servers are configured to only permit CGI scripts to be implemented f

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd