Sub subtract instruction, Electrical Engineering

SUB Subtract Instruction

This  instruction  is used to  subtract the contents of any  register  or memory location from  the contents of  accumulator. There are two  formats as follows:

a.Subtract the contents of Register The  contents of  register R are subtracted  from the contents of accumulator and  result of operation is  stored in the accumulator. Here register R  may be any  one  of the A, B, C,D, E,H or L registers.

SUBR                   ( A- A - R)

Flags : All  flags  are modified according to the results.

As we have already  discussed in chapter 1 that the subtraction is done  using 2 s  complement  method in microprocessor.  Followings  steps are followed  by the  8085 microprocessor while performing  subtract operations.

 Step1.  Converts subtrahend ( the  number to  be subtracted) into its 1 s complement form.

 Steps2.  Adds 1 to  the 1 complements  form to  obtain 2  complement  form the  subtrahend.

 Step3.  Adds 2 complements  to the minuend ( the  contents of the accumulator).

 Step 4.  Complements  the carry  flag.

Posted Date: 4/4/2013 7:06:46 AM | Location : United States







Related Discussions:- Sub subtract instruction, Assignment Help, Ask Question on Sub subtract instruction, Get Answer, Expert's Help, Sub subtract instruction Discussions

Write discussion on Sub subtract instruction
Your posts are moderated
Related Questions
Q. The response v(t) of a linear system to a unit-step excitation i(t) is given by v(t) = (5 - 3e -t + 2e -2t ) u(t). Determine the transfer function H(s) = V (s)/I (s).


fdsf

Q. Show the Direct connection or one to one topology? In the one to all topology, there is a path between every node and every other node. The number of paths required is defin

Q. Digital communication systems? Today digital communication systems are in common use, carrying the bulk of our daily information transmission through a variety of communicat

The  Octal Inverter 74LS 240 It is  similar  to above  octal  buffer  but with  inverter output. The  logic  diagram is  shown  in figure below . Normal 0

Level 1 is means of sending bit streams over a physical path. It uses times lot 16 of a 2 M bit/s PCM system or times slot 24 of a1.5 M bit/s system. Level 2 performs functions

a 49pf cap,a 50 uH inductor, and a 100 ohms resister are in parallel: what is the resonance freq? And what is the complex impedance vector at 100MHZ?

The circuit below will be most efficiently analyzed by obtaining the Thevenin equivalent circuit for the circuit to the left of the points (a-b) on the schematic. The capacitor is

Q. Present and Future Trends in power systems? According to the Edison Electric Institute, electricity's share of U.S. primary energy was almost 36% in 1989, and it is likely t