Rics/cisc architecture-microprocessor, Assembly Language

Assignment Help:

RICS/CISC Architecture

An essential aspect of computer architecture is the design of the instruction set for the processor.  The instruction set selected for a specific computer determine the way that machine language programs are constructed. Early computers had simple and small instruction sets, forced basically by the have to minimize the hardware used to implement them. With the advent of integrated circuits as digital hardware became cheaper and computer instructions tend to increase both in complexity and number.  Many computers contain instruction sets that include more than hundred and sometimes even more than 200 instructions.  These computers also employ a variety of data types and a large number of addressing modes.  The trend for computer  hardware  complexity  was influenced  by several factors, such as upgrading  existing models to provide  more  customer  applications,  adding  instructions  that  facilitate  the translation  from  high-level language  into  machine  language  programs  and  striving  to develop  machines  that move  functions  from implementation  of software into hardware .  A computer with number of instructions is classified as a Complex Instruction Set Computer and abbreviated CISC.

In the early 1980s, a number of computer designers recommended that computers use fewer instructions with easy constructs so they may be executed much faster within the CPU without having to use memory as frequently. This type of computer is classified as a Reduced Instruction Set Computer or RISC.

 


Related Discussions:- Rics/cisc architecture-microprocessor

Cache components-microprocessor, Cache components The cache sub-system ...

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

Sbb-arithmetic instruction-microprocessor, SBB: Subtract  with Borrow  :- ...

SBB: Subtract  with Borrow  :- The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which might reflect the result of the past calculations,

More Sentence Sense, When Seen in the choir, Terry was the picture of an an...

When Seen in the choir, Terry was the picture of an angelic devil. I have to underline the predicate twice

Ddition, Write a program that performs the addition, subtraction, multiplic...

Write a program that performs the addition, subtraction, multiplications, division of the given operands. Perform BCD operation for addition and subtraction.

Basic microprocessor architecture and interface, Basic Microprocessor Archi...

Basic Microprocessor Architecture and Interface : Introduction: Intel launches its first 4-bit microprocessor 4004 in the year 1971 and 8-bit microprocessor 8008 in the y

Implemented with an arm assembly language program, The problem to be solved...

The problem to be solved and implemented with an ARM assembly language program You are asked to do some image processing on an image composed of characters shaped in For exa

Data copy/transfer instructions-microprocessor, Data copy/transfer Instruct...

Data copy/transfer Instructions MOV: This data transfer instruction transfers data from one register or memory location to another register or memory location. The source can

Lods-stos-string manipulating instruction-microprocessor, LODS : Load Stri...

LODS : Load String Byte or String Word:- The LODS instruction loads AL/AX register by the content of a string pointed to by DS:SI register pair. The SI is automatically modifie

Assembling a program-microprocessor, Assembling a program Microsoft Ass...

Assembling a program Microsoft Assembler MASM is one of the simple to use and famous assemblers.  All the references and discussions in this section are belonging to the MASM.

Read architecture:look aside cache-microprocessor, Read Architecture : Look...

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd