Replacement policy - cache memories , Computer Engineering

Replacement policy:

On a particular cache miss we require to evict a line to build room for the new line

"In an A-way set associative cache, we have A option of which block to evict

"Which block will be booted out?

! random

! least-recently utilized (true LRU is too costly)

! pseudo LRU (about LRU - in case of 4-way set associatively 1 bit keeps track of which pair of blocks is LRU, and then tracking which of the block in per pair is LRU (one bit per pair))

! fixed (processing audio stream)

For a 2-way set associative cache, random replacement has a miss rate approximate

1.1 time greater than LRU replacement. As the caches turn into larger, the miss rate for both replacement strategies drop, and the difference becomes little.

Random replacement is sometimes more better than effortless LRU approximations that may be easily implemented in hardware.

 

Posted Date: 10/13/2012 5:28:47 AM | Location : United States







Related Discussions:- Replacement policy - cache memories , Assignment Help, Ask Question on Replacement policy - cache memories , Get Answer, Expert's Help, Replacement policy - cache memories Discussions

Write discussion on Replacement policy - cache memories
Your posts are moderated
Related Questions
What is transformation? A transformation is a mapping from the domain of models to the range of models. When modeling, it is significant not only to focus on customer needs, bu

Q. Example of arrays pointers? General form of declaration of array in Fortran 90 is type, DIMENSION(bound) [,attr] :: name E.g. the declaration          INTEGER, D

Q. Show the conditional jump in program? CMP    AX, BX                      ; compare instruction: sets flags JNE     FIX                             ; if not equal do addi

For executing recursive function the data structure used is: For executing recursive function, stack is used as a data structure.

what is data mining and what is its uses in a industry?

Instruction buffers For taking the complete advantage of pipelining pipelines must be filled continuously. So instruction fetch rate must be matched with pipeline consumption r

Q. VLSI Implementation of Control Unit? A main potential advantage of RISC is VLSI implementation of microprocessor. VLSI Technology has decreased the delays of transfer of inf

Q. Explain about Parity bit? Parity bit is an error detection bit added to binary data such that it creates total number of 1's in the data either odd or even. For illustration

In a two-pass assembler, the task of the Pass II is to? Ans. The task of the Pass II is to synthesize the target program in a two-pass assembler.

State the number of definitions of firewall Though there exist a number of definitions of firewall, in simplest terms it can be defined as "a mechanism used to protect a truste