Register transfer - computer architecture:

Register transfer: The output and input gates for register Ri are controlled by the signals Riout and Riin respectively.

• Therefore, when Riin is set to 1, the data available on the common bus is loaded into Ri.
• in similar manner, when Riout is set to 1, the contents of register Ri are placed on the bus.
• Whereas Riout is equal to 0, the bus may be used for transferring data from other registers.

Now consider data transfer among2 registers. For instance, to transfer the contents of register R1 toR4, the following actions are required:

Enable the output gate of R1 register by setting R1out to 1. It places the contents of R1 on the CPU bus.

• Enable the input gate of R4 register by setting R4in to 1. It loads data from the CPU bus into register R4.
• This data transfer may be represented representatively as R1out, R4in

 

Posted Date: 10/13/2012 6:41:06 AM | Location : United States

Ask an Expert

Related Discussions:- Register transfer - computer architecture, Assignment Help, Ask Question on Register transfer - computer architecture, Get Answer, Expert's Help, Register transfer - computer architecture Discussions

Write discussion on Register transfer - computer architecture
Your posts are moderated

Write your message here..

Related Questions

What are the process states, What are the Process states? By the course... What are the Process states? By the courses of implementation, processes change state. Status of a process is express by its present activity. Dissimilar practical states of

Example of calculate maximum access time & cost of switch, Calculate the ma... Calculate the maximum access time that can be permitted for the data and control memories in a TSI switch with a single input and single output trunk multiplexing 2500 channels. Al

Use of overlapped register windows, Q. Use of Overlapped Register Windows? ... Q. Use of Overlapped Register Windows? Register file comprises 138 registers. Let them be called by register number 0 - 137.  Diagram demonstrates the use of registers: when

Equivalences & rewrite rules - artificial intelligence, Equivalences & Rewr... Equivalences & Rewrite Rules - artificial intelligence: Along with allowing us to verify trivial theorems, tautologies make us able to establish that definite sentences are say

What are universal gates, What  are  universal  gates.  Construct  a  lo... What  are  universal  gates.  Construct  a  logic  circuit  using  NAND  gates  only  for  the expression x = A . (B + C). Ans. Universal Gates: NAND and NOR Gates both are t

Secondary storage - computer architecture, Secondary storage: Secondar... Secondary storage: Secondary storage (or external memory) differs from primary storage in that aspect it is not accessible by the CPU directly. The computer typically uses its

Explain SR latch using nor gates, Q. Explain SR Latch using NOR gates? ... Q. Explain SR Latch using NOR gates? Let's inspect the latch more closely.   i. Suppose initially 1 is applied to S leaving R to 0 at this instance. The instant S=1 output o

Explain about dual in line memory modules, Q. Explain about Dual In line Me... Q. Explain about Dual In line Memory Modules? A DIMM is capable of delivering 64 data bits right away. Usual DIMM capacities are 64MB and up. Every DIMM has 84 gold patted conn

Can we run dot.net in unix platform, Can we run DOT.NET in UNIX platform? ... Can we run DOT.NET in UNIX platform? One of the drawbacks of using Visual Studio.NET and the .NET framework to develop applications has been the lack of cross-platform support

Describe thead, Q. Describe THEAD, TBODY and TFOOT tag? THEAD, TBODY, ... Q. Describe THEAD, TBODY and TFOOT tag? THEAD, TBODY, TFOOT , , and form groups of rows. specifies that a group of rows are heade