Register transfer - computer architecture, Computer Engineering

Register transfer - computer architecture:

Register transfer: The output and input gates for register Ri are controlled by the signals Riout and Riin respectively.

  • Therefore, when Riin is set to 1, the data available on the common bus is loaded into Ri.
  • in similar manner, when Riout is set to 1, the contents of register Ri are placed on the bus.
  • Whereas Riout is equal to 0, the bus may be used for transferring data from other registers.

Now consider data transfer among2 registers. For instance, to transfer the contents of register R1 toR4, the following actions are required:

Enable the output gate of R1 register by setting R1out to 1. It places the contents of R1 on the CPU bus.

  • Enable the input gate of R4 register by setting R4in to 1. It loads data from the CPU bus into register R4.
  • This data transfer may be represented representatively as R1out, R4in


Posted Date: 10/13/2012 6:41:06 AM | Location : United States

Related Discussions:- Register transfer - computer architecture, Assignment Help, Ask Question on Register transfer - computer architecture, Get Answer, Expert's Help, Register transfer - computer architecture Discussions

Write discussion on Register transfer - computer architecture
Your posts are moderated
Related Questions
Q. What is the impact of overflow for binary numbers? An overflow is said to have happened when sum of two n digits number takes n+ 1 digits. This definition is perfectly appli

Q. Explain working of Digital Versatile Disk? With the capacious digital versatile disk (DVD) electronics industry has ultimately found an acceptable replacement for videotape

Conjunctive Normal Form -artificial intelligence : For the resolution law to determine two sentences, they should both be in a normalized format known as conjunctive normal fo

Create your own Subprogram that uses at least 1input parameter and a return parameter. You decide the theme. You should give the pseudocode and an example Subroutine call. Be sure

Explain the TEST instruction TEST instruction performs the AND operation. The difference is that AND instruction changes the destination operand whereas TEST instruction doesn

Q. Define the Refresh Rates and frame rate? A special circuit known as the Video Controller scans video memory one row at a time and reads data value at each address sending th

What is "Common Type System" (CTS)?  CTS explain all of the basic types that can be used in the .NET Framework and the operations performed on those type. All this time we hav

The logic 0 level of a CMOS logic device is approximately ? Ans. The low level is 0 volts approx in CMOS logic device.

Version Control is a critical tool in development and production environments that allows a user to make snapshots of working con?gurations or code. In this assignment, you will de