Register transfer - computer architecture, Computer Engineering

Register transfer - computer architecture:

Register transfer: The output and input gates for register Ri are controlled by the signals Riout and Riin respectively.

  • Therefore, when Riin is set to 1, the data available on the common bus is loaded into Ri.
  • in similar manner, when Riout is set to 1, the contents of register Ri are placed on the bus.
  • Whereas Riout is equal to 0, the bus may be used for transferring data from other registers.

Now consider data transfer among2 registers. For instance, to transfer the contents of register R1 toR4, the following actions are required:

Enable the output gate of R1 register by setting R1out to 1. It places the contents of R1 on the CPU bus.

  • Enable the input gate of R4 register by setting R4in to 1. It loads data from the CPU bus into register R4.
  • This data transfer may be represented representatively as R1out, R4in


Posted Date: 10/13/2012 6:41:06 AM | Location : United States

Related Discussions:- Register transfer - computer architecture, Assignment Help, Ask Question on Register transfer - computer architecture, Get Answer, Expert's Help, Register transfer - computer architecture Discussions

Write discussion on Register transfer - computer architecture
Your posts are moderated
Related Questions
Quality of Service: This is assessed on the basis of customer's satisfaction.

What do you understand by E-cash? E-Cash Ecash is a cash which is showed by two models. One is the on-line form of e-cash which permits for the completion of all types of

Define Radix (or)Base. A number system of base or radix is a system that uses different symbols for r digits. Numbers are shown by a string of digit symbols. To verify the quan

Design a mod-12 Synchronous up counter. Ans. Design of a mod 12 synchronous counter by using D-flipflops. I state table Present state                                   Next

FAILURES Since reliability engineering is focused on the survivability or absence of failures, it is more concerned about failures,  understanding  their causes and defining re

Formal Analysis: The second step of the art critiquing process often begins with an analysis of the artworks formal elements and how they are the organised. The formal elem

Why can CRC detect more errors than simple Checksum? There are two purposes a CRC can identify more errors than a simple Checksum. 1. Since an input bit is shifted by all th

What is priority interrupt? A priority interrupt is an interrupt that establishes a priority over the various sources to verify which condition is to be serviced first when two

Evolutionary approaches boil down - artificial intelligence: In fact as we will see whether evolutionary approaches boil down to like (i) just to identify how to represent pos

Q. Illustrate Internal Organisation of RAM? The construction displayed in Figure below is made up of one JK flip-flop and 3 AND gates. The two inputs to system are one input bi