Register transfer - computer architecture, Computer Engineering

Assignment Help:

Register transfer - computer architecture:

Register transfer: The output and input gates for register Ri are controlled by the signals Riout and Riin respectively.

  • Therefore, when Riin is set to 1, the data available on the common bus is loaded into Ri.
  • in similar manner, when Riout is set to 1, the contents of register Ri are placed on the bus.
  • Whereas Riout is equal to 0, the bus may be used for transferring data from other registers.

Now consider data transfer among2 registers. For instance, to transfer the contents of register R1 toR4, the following actions are required:

Enable the output gate of R1 register by setting R1out to 1. It places the contents of R1 on the CPU bus.

  • Enable the input gate of R4 register by setting R4in to 1. It loads data from the CPU bus into register R4.
  • This data transfer may be represented representatively as R1out, R4in

 


Related Discussions:- Register transfer - computer architecture

Show the properties of text box, Q. Show the properties of Text Box? Th...

Q. Show the properties of Text Box? The tag is used to specify where user input is expected. It has several attributes, of which TYPE attribute is used to specify th

Arduino Bingo Project., Hello everybody I have a project that is a bingo bo...

Hello everybody I have a project that is a bingo board run by laser pointers, light sensors, and leds. Basically I''m creating a 5 by 5 grid (bingo board) in which each row and col

What is a shell, What is a shell? A shell is an interactive user interf...

What is a shell? A shell is an interactive user interface to an operating system services that permits an user to enter commands as character strings or by a graphical user int

Give difference between top down and bottom up parsing, Give difference bet...

Give difference between top down parsing and bottom up parsing. Top down parsing: Specified an input string, top down parsing tries to derive a string identical to this by s

Versions of small computer systems interface, Q. Versions of small computer...

Q. Versions of small computer systems interface? SCSI-1 calls for a cable with 8 data wires plus one for parity. SCSI-2 allows use of multiple cables to support 16- or

System requirements for chip design, The Peripheral interface chip system r...

The Peripheral interface chip system requires the construction of the interface chip circuit, which is controlled by main micro-controller via the user interface. I also need set

Detrmine pure paging, Which is not a key piece of information, stored in si...

Which is not a key piece of information, stored in single page table entry, assuming pure paging and virtual memory Ans. A reference for the disk block which stores the page is

What is meant by refreshing of the screen, What is meant by refreshing of t...

What is meant by refreshing of the screen?  Some method is required for maintaining the picture on the screen. Refreshing of screen is completed by keeping the phosphorus glowi

Compare the cocomo model with the detailed cocomo model, Compare the basic ...

Compare the basic COCOMO model with the detailed COCOMO model. COCOMO having of a hierarchy of three increasingly detailed and accurate forms. -  Basic COCOMO - is a stati

Design an or to and gates combinational network, Q. Design an OR to AND gat...

Q. Design an OR to AND gates combinational network for the following Boolean expression:   ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd