Register transfer - computer architecture, Computer Engineering

Register transfer - computer architecture:

Register transfer: The output and input gates for register Ri are controlled by the signals Riout and Riin respectively.

  • Therefore, when Riin is set to 1, the data available on the common bus is loaded into Ri.
  • in similar manner, when Riout is set to 1, the contents of register Ri are placed on the bus.
  • Whereas Riout is equal to 0, the bus may be used for transferring data from other registers.

Now consider data transfer among2 registers. For instance, to transfer the contents of register R1 toR4, the following actions are required:

Enable the output gate of R1 register by setting R1out to 1. It places the contents of R1 on the CPU bus.

  • Enable the input gate of R4 register by setting R4in to 1. It loads data from the CPU bus into register R4.
  • This data transfer may be represented representatively as R1out, R4in

 

Posted Date: 10/13/2012 6:41:06 AM | Location : United States







Related Discussions:- Register transfer - computer architecture, Assignment Help, Ask Question on Register transfer - computer architecture, Get Answer, Expert's Help, Register transfer - computer architecture Discussions

Write discussion on Register transfer - computer architecture
Your posts are moderated
Related Questions
Example of Pruning: As an example, we are assume that the four choices for player one, there we are looking only two moves ahead 1 for player one and 1 for player two such as

deque insertion and deletion ..

Structure of Internet Servers Address Structure of an Internet server's address keyed into a client's software is as below: http://www.expertsmind.com Where: htt

Q. Define the Internal Users of system? Internal Users are employees of business for that an information system is built. Illustration are clerical and service staff, technic

Discuss the 5-level switching hierarchy recommended by CCITT. Hierarchical networks are able of handling heavy traffic where needed, and at similar time use minimal number of t

Explanation:- A script within Rational Robot is a file that haves a sequence of SQABasic code. The extension of the file is always ".REC". Syntax [FEATURE] + "_" + [FUNCTION

Learning Weights in Perceptrons: Furthermore details are we will look at the learning method for weights in multi-layer networks next lecture. Thus the following description o

Illustrate some notations of object modeling notations A classifier is a mechanism which describes behavioural and structural features. In UML significant classifiers are cla

Various Interconnection Networks Fully connected: This is the most controlling interconnection topology.In this each node is directly linked to all other nodes. The shortcomi

Over fitting Considerations - artificial intelligence Left  unexamined ,  back  propagation  in  multi-layer  networks  may  be very susceptible  to over fitting itself to the