Token packets - universal serial bus, Computer Engineering

Assignment Help:

Token packets in universal serial bus - computer architecture:

Token packets consist of a PID byte followed by two payload bytes: a 5-bit CRC and 11 bits of address. Tokens are just sent by the host, never by a device.

IN and OUT tokens have a 4-bit device number (for multifunction devices) and 7-bit function number and command the components to transmit DATA x packets, or retain the following DATA x packets, respectively.

An IN token expects a response from a device. The response can be a STALL or NAK response, or can be a DATA x frame response. In the afterward case, the host issues an ACK handshake if it is appropriate.

An OUT token is followed immediately by a DATA x frame. The component responds with, STALL, NYET, ACK or NAK as appropriate. SETUP operates mostly like an OUT token, but it is used for initial component setup. It is followed by an 8-byte.DATA0 frame with a standardized format.

In every millisecond (12000 full-speed bit times), the USB host transmits a special SOF (start of frame) token which is containing an 11-bit incrementing frame number in place of a component address. It is used to synchronize isochronous data flows. High-speed USB 2.0 devices retain 7 additional duplicate SOF tokens per frame, each introducing a 125 µs "micro frame" (60000 high-speed bit times each).

USB 2.0 added a PING token, which asks components if it is ready to retain an OUT/DATA packet pair. The components respond with NAK, ACK or STALL, as appropriate. It avoids the requirement to send the DATA packet if the components know that it will just respond with NAK.

USB 2.0 also added a larger 3-byte SPLIT token having a, 12 bits of control flags, 7-bit hub number and a 5-bit CRC. It is used to perform split transactions. Or else tie up the high-speed USB bus sending data to a slower USB device, the closest high-speed capable hub retain a SPLIT token followed by 1 or 2 USB packets at high speed, performs the data transfer at low or full speed, and provides the response at high speed when prompted by a second SPLIT token. The details are completed; see the USB specification.


Related Discussions:- Token packets - universal serial bus

Create the website home page, Now when a site structure is set up for stori...

Now when a site structure is set up for storing pages and assets for Compass site, you'll create the first page-a home page for the site. As you build this page, you will add text,

Show data representation for computation, Binary codes exist for any fundam...

Binary codes exist for any fundamental representation. Binary codes can be created for any set of discrete elements for example colors, spectrum, musical notes, chessboard position

What are the major components of a web browser, What are the major componen...

What are the major components of a web browser? A browser contains a set of clients, a controller and a set of interpreters which manages them. All browsers must have an HTML

Use of parallel construct with private clause, Q. Use of parallel construct...

Q. Use of parallel construct with private clause? In this example we would see use of parallel construct with private and firstprivate clauses. At end of program i and j remain

Find traffic offered and lost, Discuss grade of service. During busy hour, ...

Discuss grade of service. During busy hour, 1500 calls were offered to a group of trunks and 8 calls were lost. The average call duration was 120 seconds. Calculate the traffic off

Define in brief about the database management systems, Define in brief abou...

Define in brief about the Database Management Systems Databases (Database Management Systems - DBMS) Databases are used to organise and collect information. Most databas

A universal shift register can shift in both the lef, #question.A universal...

#question.A universal shift register can shift in both the left-to-right and right-to-left directions, and it has parallel-load capability. Draw a circuit for such a shift register

Multithreaded architecture, Multithreaded Architecture:  It is clear now th...

Multithreaded Architecture:  It is clear now that if we give many contexts to multiple threads, then processors with multiple contexts are known as multithreaded systems. These sys

What is verilog case 1, What is verilog case (1) ? wire [3:0] x; al...

What is verilog case (1) ? wire [3:0] x; always @(...) begin case (1'b1) x[0]: SOMETHING1; x[1]: SOMETHING2; x[2]: SOMETHING3; x[3]: SOMETHING4; endcase

Discuss functioning of different network access equipments, Discuss the fun...

Discuss the functioning of different network access equipments. The E1 multiplexers MX2000 and MX2411 and E1/T1 MX200 are giving multi interface user access to network PDH or S

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd