Read architecture:look through-microprocessor, Assembly Language

Read Architecture: Look Through

Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the processorand main memory. It is essential to notice that cache sees the processors bus cycles before let it to pass on to the system bus. Look Through the Read Cycle Example When the processor initiatea memory access, the cache checks if that address is a cache hit.

 

  • HIT: The cache responds to the request of the processor without beginning an access to main memory.

 

  • MISS: The cache passes the bus cycle onto the system bus. Main memory then responds to the request of the process. Cache snarfs the data so that in the next time the processor requests this data, it will be calledcache hit. This architecture let the processor to run out of cache when any another bus master is accessing main memory, since the processor is inaccessiblefrom the rest of the system. However, thecache architecture is complicated because it might be able to control accesses to the rest of the system. The increasing thecomplexity increases the cost. Another bad side is that memory accesses on cache misses are slower because main memory is not accessed till after the cache is checked. This is not an fact if the cache has a high hit rate and there are other bus masters.

 

Posted Date: 10/10/2012 6:05:34 AM | Location : United States







Related Discussions:- Read architecture:look through-microprocessor, Assignment Help, Ask Question on Read architecture:look through-microprocessor, Get Answer, Expert's Help, Read architecture:look through-microprocessor Discussions

Write discussion on Read architecture:look through-microprocessor
Your posts are moderated
Related Questions
ADC: Add with Carry:- This instruction performs the similar operation a like ADD instruction, but adds the carry flag bit (which might be set as a result of the previous calculatio

Maximim and Minimum mode 8088 system : In the maximum mode, the pin 880 is lastingly high. The functions and timings of other pins of 8088 are exactly similar to 8086. Due to t

Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention

ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, exclud

Assembly Language Example Programs We studied the entire instruction set of 8086/88, pseudo-ops and assembler directives. We have explained the process of entering an assembly

Using DEBUG DEBUG.COM is a DOS efficacy that facilitates the trouble-shooting and debugging of assembly language programs. In particular case of personal computers, all of th

Write a program to merge two sorted arrays to create a third sorted array containing all values from the two original arrays. Merge is a key component to the mergesort algorithm.


to find the matrix addition