Physical Memory Mapped I/O and Port I/O :

CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention to as physical memory mapped I/O, or whether we set up a completely separate section of memory addresses which may ONLY be used for I/O, called port or I/O mapped I/O and addressed I/O Thus the latter has 2 separate addressing areas for the CPU, one for normal (physical) memory, one for I/O, while the former has only one which serves both purposes.The other difference between these 2techniques is that with memory mapped I/O the similar processor instructions that are utilized for transferring data to and from the processor registers and memory, or for testing the content of a memory register and so on, are utilized for the I/O operation, whereas port-addressed I/O has particular instructions (load and store) which may only be used for I/O operations, and have different codes and mnemonics.  In  the case  data  might always  be  transferred  into  a  processor  register, and in the  latter instructions like SUB,ADD (subtract) and CMP (compare) can refer to the input/output registers.

The peripheral controller serves to put the data at the proper memory locations, memory mapped or port addressed as can be. It will also provide control registers to determine whether data can be inputted or outputted, that is whether the external connections are for input or output of data, since they are often shared. The processor cannot read and write at the same location, it must do 1 or the other.

Also there will be a 'status' register which contain various 'flags' which signal to the processor that some of data has been placed for reading. Some of these can also be observable as connections to the outside world, to show, for instance, that the processor has supplied data for output. The registers are the similar size as the computer memory locations, generally 8-bit,-byte sized, so that they generally occupy 1 memory address each. The real number of addresses depends on the complication and functions provided by the peripheral controller

 

Posted Date: 10/10/2012 6:34:42 AM | Location : United States

Ask an Expert

Related Discussions:- Physical memory mapped and port input output-microprocessor, Assignment Help, Ask Question on Physical memory mapped and port input output-microprocessor, Get Answer, Expert's Help, Physical memory mapped and port input output-microprocessor Discussions

Write discussion on Physical memory mapped and port input output-microprocessor
Your posts are moderated

Write your message here..

Related Questions

8237 modes-microprocessor, 8237 modes : Intel 8237 can be set to four d... 8237 modes : Intel 8237 can be set to four different type of style of transfer: 1) Single - One transfer at a time,  it allow processor access to the bus between transfers

Scanning, how o create the flow chart for scan ROW4, Column 1 and 3.tq how o create the flow chart for scan ROW4, Column 1 and 3.tq

Memory segmentation-microprocessor, Memory Segmentation : The  memory ... Memory Segmentation : The  memory in an 8086/8088  based system is organized as segmented memory. In this scheme, the whole physically available memory can be divided into a n

Encrypting, write an assembly language program that has two subroutines : o... write an assembly language program that has two subroutines : one for encrypting alphabates of a string and second fo decrypting the encoded string . in encryption simply converta

Write a program that will input a number from the keyboard, Write a program... Write a program that will input a number from the keyboard, and then display the number in binary form, as well as the number of one's in the number. Hint: Shift the value left (or

Neg-arithmetic intruction-microprocessor, NEG: Negate:- The negate instruc... NEG: Negate:- The negate instruction forms the 2's complement of the particular destination in the instruction. For obtaining 2's complement, it subtracts the contents of destinat

Pin functions of 8086-microprocessor, Pin functions for the minimum mode o... Pin functions for the minimum mode operation of 8086 are following: 1) M/I/O -Memory/IO: This is a status line logically equivalent to S2 in maximum mode. When it is low, it

Assignment, You have to write a subroutine (assembly language code using NA... You have to write a subroutine (assembly language code using NASM) for the following equation.

Program to find the largest number in an array, Write a MC68H12 assembly la... Write a MC68H12 assembly language program to find the largest number in an array of ten 8-bit numbers. The array is stored in memory locations starting at address $1100. Use branch

Instruction word format, Displacement addressing technique Displacement addressing technique