Paging supervisor:

This part of the operating system built and manages the page tables. If the  due to dynamic address translation hardware a page fault occurs exception then the paging supervisor searches the page space on secondary storage for the page containing the needed virtual address, reads it into real physical memory and updates the page tables to reflect the new location of the virtual address and lastly tells the dynamic address translation mechanism to begin the search again. typically all of the real physical memory is already in use and the paging supervisor have to first save an area of real physical memory to disk and update the page table to say that the connected virtual addresses are no longer in real physical memory but saved on disk. Paging supervisors usually save and overwrite areas of real physical memory which have been least recently used, because these are probably the areas which are used least frequently. So each time the dynamic address translation hardware matches a virtual address with a real physical memory address, it has to put a time-stamp in the page table entry for that virtual address.

 

 

Posted Date: 10/13/2012 5:36:35 AM | Location : United States

Ask an Expert

Related Discussions:- Paging supervisor - computer architecture, Assignment Help, Ask Question on Paging supervisor - computer architecture, Get Answer, Expert's Help, Paging supervisor - computer architecture Discussions

Write discussion on Paging supervisor - computer architecture
Your posts are moderated

Write your message here..

Related Questions

Translator for low level programming language, Translator for low level pro... Translator for low level programming language were termed as? Ans. Translator for low level programming language is called as Assembler.

Explain about cluster computing, The idea of clustering is defined as use o... The idea of clustering is defined as use of multiple computers naturally multiple storage devices, PCs or UNIX workstations and their interconnections to make what emerges to users

What is verilog, What is Verilog Verilog  language  is  still  rooted  ... What is Verilog Verilog  language  is  still  rooted  in  it's  native  interpretative  mode.  Compilation  is  a means of speeding up simulation however has not changed the or

Which one state is not a fundamental process state, Which one state is not ... Which one state is not a fundamental process state? Ans. Blocked state is not a fundamental process state.

What is input - output commands, Q. What is Input - Output commands? Th... Q. What is Input - Output commands? There are four kinds of I/O commands which an I/O interface can receive when it's addressed by a processor: Control : This type of c

What are the various functional verification methodologies, What are the va... What are the various functional verification methodologies Ans: TLM (Transaction Level Modelling) Linting RTL Simulation (Environment  involving  :  stimulus  generators,

What are the exceptions encountered for fp operation, What are the exceptio... What are the exceptions encountered for FP operation? The exceptions encountered for FP operation are overflow, underflow. /0, inexact and invalid values.

What is a message passing system, Distributed System 1. What is a messa... Distributed System 1. What is a message passing system? Discuss the desirable features of a message passing system. 2. Discuss the implementation of RPC Mechanism in detail.

How do you perform functional testing under load, Functionality under load ... Functionality under load can be tested by running various Vusers concurrently. By enhancing the amount of Vusers, we can verify how much load the server can sustain.

Design issues of interconnection network, Design Issues Of Interconnection ... Design Issues Of Interconnection Network The following are the problems, which should be considered while preparing an interconnection network. 1)   Dimension and size of n