Operating systems, computer science, Basic Computer Science

Consider the state transition diagram of Figure 3.9b. Suppose that it is time for the OS to dispatch a process and that there are processes in both the Ready state and the Ready/Suspend state, and that at least one process in the Ready/Suspend state has higher scheduling priority than any of the processes in the Ready state. Two extreme policies are as follows: (1) Always dispatch from a process in the Ready state, to minimize swapping, and (2) always give preference to the highest-priority process, even though that may mean swapping when swapping is not necessary. Suggest an intermediate policy that tries to balance the concerns of priority and performance.
Posted Date: 3/9/2012 7:31:29 AM | Location : United States







Related Discussions:- Operating systems, computer science, Assignment Help, Ask Question on Operating systems, computer science, Get Answer, Expert's Help, Operating systems, computer science Discussions

Write discussion on Operating systems, computer science
Your posts are moderated
Related Questions
As there are many variations in architecture between the different kinds of CPU, we shall begin my looking at an easy model of the structure. The basic model consists of five part

need help with global alignment and local alignment for the sequences X and Y

what is the computer science

Question 1 List and explain the ways used to close an MS Word document Question 2 What is MS-Excel? List the steps involved in starting Microsoft Excel Question 3 What i

Internet searching:  The Internet consists of millions of private/public/academic/business and government networks having local to global scope. It has billions of web pages o

Opcode and operands: Let us further assume that our computer can process only two-digit decimal numbers, i.e. there can be a maximum of two operands each of a maximum of two d


There are many other techniques in which companies who manufacture microprocessors have attempted to get better the performance of their CPUs. Cache memory this is a small quantit

assignment 1:architectural design 2: component design