Interrupt system based on 8259 a-microprocessor, Assembly Language

Interrupt System Based on Single 8259 A

The 8259A is contained in a 28-pin dual-in-line package that need only a + 5-V supply voltage.  Its organization is shown in given figure along with its associates to a maximum mode system. Its pins (other than the ground pins and supply voltage) are defined as follows:

D7-DO - For communicating with the CPU over the data bus. On a few systems bus drivers might be required, but on the other systems direct connections can be used.

INT - It is used to send interrupt request signals to the CPU.

INTA - it is used to receive interrupt acknowledge signals from the CPU. The 8259A consider that an acknowledgment consists of two negative pulses, thus making it is compatible with 8086/8088 systems.

RD - it is used to signal the 8259A that it is to place the contents of the IRR ,ISR, or IMR, register or a priority level on the data bus. These possibilities is placed on the bus depends on the state of the 8259A and is discussed below.

1448_8259 A.jpg

WR - To signal the 8259A that it is to receive data from the data bus and us the data to set the bits in the command words.

CS - For indicating that the 8259A is being accessed. This pin is linked to the address bus through the decoder logic that compares the high-order bits of the address of the 8259A with the address presently on the address bus.  Input to this pin may be combined with S2 to give the ready signal.

AO - For indicating which port of the 8259A is being accessed.  2 addresses might be booked in the I/O address space for each 8259A in the system.

IR7-IRO - For receiving interrupt requests from I/O interfaces or other 8259As mentioned to as slaves.

CAS2-CASO - To recognize a specific slave device.

SP/EN  - For 1 of 2 purposes; either as an input to decide whether the 8259A is to be either as a slave (SP/EN = 0) or a master (SP/EN = 1) as an output to disable the data bus transceivers when data are being transferred from the 8259A to the CPU. Whether the SP/EN pin is utilized as an input or output depends on the buffer mode discussed below.

Posted Date: 10/10/2012 8:33:56 AM | Location : United States







Related Discussions:- Interrupt system based on 8259 a-microprocessor, Assignment Help, Ask Question on Interrupt system based on 8259 a-microprocessor, Get Answer, Expert's Help, Interrupt system based on 8259 a-microprocessor Discussions

Write discussion on Interrupt system based on 8259 a-microprocessor
Your posts are moderated
Related Questions
I need a division subroutine. Asks for two inputs, then displays the inputs and shows the answer with a remainder. Mine isnt displaying the inputs correctly.

The Pentium Pro    Introduced in the year 1995, the Pentium Pro reflected  still  more  design  breakthroughs.  The Pentium Pro may process 3 instructions in a single clock cy

Description Write a MIPS program that reads a string from user input, reverse each word (defined as a sequence of English alphabetic letters or numeric digits without any punctu

Pin functions for the minimum mode operation of 8086 are following: 1) M/I/O -Memory/IO: This is a status line logically equivalent to S2 in maximum mode. When it is low, it

Using the windows32 framework, write a complete 80x86 program for Programming Exercises 4.3 number 3, on pages 130-131 of the textbook. Follow all coding conventions mentioned in

TEST : Logical Compare Instruction: The TEST instruction performs bit by bit logical AND operation on the 2 operands. Each bit of the result is then set to value I, if the equival

This unit introduces the topic of evaluating interactive products. It is a short unit as evaluation is discussed in more detail in Block 4. Its brevity should give you additional t

Why is the capability to relocate processes desirable?

Task One Produce a menu such as the one below (remember to keep to this specification). M E N U 1, Enter Number 1 2, Enter Number 2 3, Display num1 and num2 4, D

General terms for Cache : Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit. Cache Miss : When the cache does n