Int n-unconditional branch instruction-microprocessor, Assembly Language

INT N : Interrupt Type N:-

In the interrupt structure of 8086/8088, 256 interrupts are distinct equivalent to the types from OOH to FFH. When an instruction INT N is executed, the TYPE byte N is multiplied by value 4 and the contents of IP and CS register of the interrupt  service routine will be taken from hexadecimal multiplication (Nx4) as offset address and 0000 as the segment address. In other terms, the multiplication of type N by value 4 (offset) points to a memory block in the 0000 segment, which have the IP and CS register values of the interrupt service routine.

For the execution of this instruction, the IF ought to be enabled.

Example :

Therefore the instruction INT 20H will find out the address of the interrupt service routine as follows:

INT       20H

Type* 4 = 20 * 4 = 80H

Pointer to CS and IP of the ISR is 0000: 0080 H

Given figure shows the arrangement of CS and IP  register addresses of the ISR in the interrupt vector table.


Posted Date: 10/12/2012 4:06:18 AM | Location : United States

Related Discussions:- Int n-unconditional branch instruction-microprocessor, Assignment Help, Ask Question on Int n-unconditional branch instruction-microprocessor, Get Answer, Expert's Help, Int n-unconditional branch instruction-microprocessor Discussions

Write discussion on Int n-unconditional branch instruction-microprocessor
Your posts are moderated
Related Questions

ORG : Origin:- The ORG directive directs the assembler to begin the memory allotment for the specific segment, code or block from the declared  address in the ORG  statement. W

to separate positive and negative numbers

ROL : Rotate Left without Carry: This instruction rotates the content of the destination operand to the left by the specified count bit-wise excluding the carry. The most signific

The Pentium   The next member of the Intel family of microprocessors was the Pentium, introduced in the year 1993. With the Pentium, Intel broke its custom of numeric model name

i have a question.

You are to write an assembly language program called subfaq.s that computes the generalized subfactorial function of nonnegative integer inputs i0 and n. The generalized subfactori

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

The problem to be solved and implemented with an ARM assembly language program You are asked to do some image processing on an image composed of characters shaped in For exa