Instruction length - assembly language, Computer Engineering

Instruction Length:

  • Variable-length instructions (Intel 80x86, VAX) need multi-step fetch and decode, but permit for a much more flexible and compressed instruction set.
  • Fixed-length instructions permit easy fetch and decode, and simplify parallelism and pipelining.

All of the MIPS instructions are 32 bits long.

-this decision put effect on every other ISA decision we make because it build instruction bits scarce.

 MIPS instruction format

 

1345_Instruction Length.png

  • The opcode tells the machine which format
  • So add r1,r2,r3 has

-        Opcode=0, funct=32,rs=2,rt=3,rd=1,sa=0

-        000000   00010  00011 00001 0000 100000

 

Posted Date: 10/13/2012 3:27:45 AM | Location : United States







Related Discussions:- Instruction length - assembly language, Assignment Help, Ask Question on Instruction length - assembly language, Get Answer, Expert's Help, Instruction length - assembly language Discussions

Write discussion on Instruction length - assembly language
Your posts are moderated
Related Questions

What factors influences the bus design decisions? 1.  Data Location: Device selection, address of data with in device( track, sector etc) 2.  Data transfer: Amount, rate to

Before we can use Internet, we have to gain access to it. This access is achieved in one of numerous ways. Above all, the Internet is a collection of networks which are connected t

Explain the architecture of SS7 . A block schematic diagram of the CCITT no. 7 signaling system is demonstrated in figure. Signal messages are passed by the central proces

FACSIMILE : This is often known as 'fax' and it represents the interface between reprographic and computer technology. By using fax, the contents of a sheet of paper (text or illu

What is recursion? Recursion: - Recursion is described as a technique of defining a set or a process in terms of itself.

What is Hamiltonian path?  A Hamiltonian path in a directed graph G is a directed path that goes by each node exactly once. We consider a special case of this difficulty where

Hashing collision resolution techniques are a) Chaining, b) Bucket addressing

Q. Explain the Instruction Decode? Instruction Decode: This phase is performed under control of Control Unit of computer. The Control Unit determines the operation which is t