Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain Tri-state logic inverter with the help of a circuit diagram. Give its Truth Table.
Ans:
Tri-state Logic Inverter:
The functional diagram of Tri-state Logic Inverter is demonstrated in fig.(a) and the logic diagram of this is demonstrated in fig.(b). While the control input is LOW, the drive is removed from T3 and T4. Thus both T3 and T4 are cut-off and the output is in the third state. While the control input is HIGH, the output Y is Logic 1 or 0 depending upon the data input. Tri-state Logic Inverter's truth table is given in Table no.1
Fig.(a) Functional Diagram of Tri-state Logic Inverter
Fig.(b) Logic Diagram of Tri-state Logic Inverter
Data Input
Control
Data Output
0
High - Z
1
Table no.1 Truth Table of Tri-state Logic Inverter
An exchange uses a -40 V battery to drive subscriber lines. A resistance of 250 ohms is placed in series with the battery to protect it from short circuits. The subscribers are req
Q. What is a good resolution? In fact it relies on your hardware. Hence it's the maximum your hardware can allow you. But one odd-looking resolution that has become popular is
Process of Minimax algorithm: Our aim is just to write the best of best score on the top branches of the tree that player one can guarantee to score if he chooses that move.
Explain any three parsing techniques. Following are three parsing techniques: Top-down parsing: This parsing can be viewed as an attempt to get left-most derivations of an
State the term- Use a define function This is almost exactly the same approach as #define and -D compiler arg that C programs use. In your Verilog code, use a 'define to
Fifth Generation (1984-1990) The advancement of the next generation of computer systems is characterized majorly by the acceptance of parallel processing. Until this time para
how to reduce risc pipelining structure
Write an algorithm for deadlock detection. An algorithm for deadlock detection: 1. Assume that Work and Finish be vectors of length m and n, correspondingly. Initialize:
Subtraction 11011-11001 using 2's complement. Ans. 11011 - 11001 = A - B 2's complement of B = 00111 1 1 0 1 1 + 0 0 1 1 1 1 0 0 0 1 0 Ignore carry to get answer as 00010 = 2.
The Utilization Count shows the status of each processor in a specific mode i.e. Overhead mode, busy mode, and idle mode with respect to the progress in time as shown in Figure.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd