Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Explain Tri-state logic inverter with the help of a circuit diagram. Give its Truth Table.
Ans:
Tri-state Logic Inverter:
The functional diagram of Tri-state Logic Inverter is demonstrated in fig.(a) and the logic diagram of this is demonstrated in fig.(b). While the control input is LOW, the drive is removed from T3 and T4. Thus both T3 and T4 are cut-off and the output is in the third state. While the control input is HIGH, the output Y is Logic 1 or 0 depending upon the data input. Tri-state Logic Inverter's truth table is given in Table no.1
Fig.(a) Functional Diagram of Tri-state Logic Inverter
Fig.(b) Logic Diagram of Tri-state Logic Inverter
Data Input
Control
Data Output
0
High - Z
1
Table no.1 Truth Table of Tri-state Logic Inverter
Expain the working of associative memory
The following definition of mapping is adapted from the first edition of the Set Book: Mapping concerns the relationship between controls and their effects in the world. Nearly al
Q. Define Print Resolution of printers? Print Resolution is the detail which a printer can give considered by how many dots a printer can put in each inch of paper. So the uni
the 68000 has rich of addressing mode . it concerned with the way data is accessed . identify the destion addressing mode for EXG D0, A2
In general what are the two ways in which one can retrieve data from tables? Using Select statements, Database Program.
Reason behind using Intranet The major reasons for doing this include: - Safer as there is less chance of external viruses or hacking - It's possible to prevent employe
Address symbol table is generated by the (A) memory management software. (B) assembler. (C) match logic of associative memory. (D) generated by operating system
what is parsin? Source programmed statements are observed as tokens, recognizing, building block of language the task of scanning the source statement and classifying the diff
find the minimum total number of shelves including the loading process
Integrating Virtual Memory, TLBs, and Caches - computer architecture: There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd