Ins increment register pair instruction , Electrical Engineering

INS  Increment Register Pair Instruction

Contents of the registers pair RP will be  incremented by one  and the  result  will be stored  in the  same  register pair. It is  also an  exceptional  case in  accumulator is not used as one of the  operand. The instruction  format is

INS RP                               (RP - RP + 1)

Flags : No  flags  are modified.

INX B  means increment  register pair BC.

INX D  means increment  register pair DE.

INX H means  increments registers pair HL.

Posted Date: 4/5/2013 12:25:40 AM | Location : United States







Related Discussions:- Ins increment register pair instruction , Assignment Help, Ask Question on Ins increment register pair instruction , Get Answer, Expert's Help, Ins increment register pair instruction Discussions

Write discussion on Ins increment register pair instruction
Your posts are moderated
Related Questions
Advantages of BJT over MOSFET: BJTs have some benefits over MOSFETs for at least two digital applications. Very first, in high speed switching, they do not comprises the "large

What are usue and all the details of 8051 microcontroller with its block diagram pin diagram and all other details

Querying the GIS: Interfaces which use the querying facility are available with the RDBMS. In the network-mapping environment, these give accurate and reliable information to

What are the different flag available in status register of 8086? There are Six flags are present. They are, AF - Auxiliary Carry Flag CF - Carry Flag OF - Ove

Probelm: (a) Explain indexed addressing in 8051. (b) How does the 8051 distinguish between a byte address and a bit address? (c) How do open-loop and closed loop appli


explain the application of the Si,zener,and LED diodes

State by inspection (i.e. without performing any formal analysis) all you can about each of the periodic waveforms shown in FIGURE 1 in terms of their Fourier series when analysed

how to make a underwater propulsion system?

Explain protected mode interrupt. In this mode, interrupts have exactly similar assignments as in real mode, but the interrupt vector table is not same. In place of interrupt