Imul-arithmetic instruction-microprocessor, Assembly Language

IMUL: Signed Multiplication: This instruction multiplies a signed byte by a signed bit in source operand e in the register AL or signed word in source operand by signed word in the register AX. The source can be a general purpose register, index register, memory operand or base register, but it can't be an immediate data. In the case of 32- bits results, the higher order word (MSW) is stored in  the DX and the lower order word is stored in the register AX. The PF, AF, ZF, and PF flags are undefined after IMUL. If AH and DX both contain parts of 16 and 32-bit result respectively, CF and OF both will be set. The AL and AX are the implicit operands in case of 8 bits and 16 bits multiplications respectively. Sign bit and CF fills the unused higher bits of the result, the AF are cleared. The example instructions are given as follows:

Example :

1. IMUL     BH

2. IMUL     CX

3. IMUL     [SI]

Posted Date: 10/12/2012 2:05:27 AM | Location : United States







Related Discussions:- Imul-arithmetic instruction-microprocessor, Assignment Help, Ask Question on Imul-arithmetic instruction-microprocessor, Get Answer, Expert's Help, Imul-arithmetic instruction-microprocessor Discussions

Write discussion on Imul-arithmetic instruction-microprocessor
Your posts are moderated
Related Questions
Project Overview In this series of projects you will write a compiler for a small subset of Pascal.  In this assignment, you will start writing the syntax analysis and code gen

Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

Write a program that defines symbolic constants for all of the days of the week

how to add 111 and 333 in assembly language

calculate the number of one bits in bx and complement an equal number of least significant bits in ax hint use the xor instruction

Instruction set of 8086 : The 8086/8088 instructions are categorized into the following major types. This section describes the function of each of the instructions with approp

Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing

do you have experts that know 4 digit 7_Seg dispaly

#question. counters using 8051.

segmentation and overlapping in assemble language