General bus operation-microprocessor, Assembly Language

General Bus Operation

The 8086 has a joined data and address bus commonly referred to as a time multiplexed address and data bus. The major reason behind  multiplexing address and data  over the similar pins is the  maximum utilization of processor pins and it facilitates the use of 40 pin standard  DIP package. The bus may be de-multiplexed by using a few transceivers and latches, whenever required. In the following text, a general bus operation cycle is described.

Mainly all the processor bus cycles contain of at least 4 clock cycles. These are referred to as T4, T3, T2 and T1• the address is transmitted by the processor during T1. It is present on the bus just for 1 cycle. During T2, for example- in the next cycle, the bus is tristated for altering the direction of bus for the following data read cycle. The data transfer takes place during T4and T3. In case, an addressed device is slow and shows

'NOT READY' status the wait states Tware inserted between T3 and T4. During wait periodthese  all clock states are known wait states (Tw),idle states (Ti),  or inactive  states. The processor utilize these cycles for internal housekeeping.  The  address  latch  enable  (ALE)  signal  is  emitted  during  T,  by  the bus controller (maximum mode) orthe  processor (minimum mode) depending upon the status of the MN/MX input. The negative edge of this ALE pulse is utilized to separate the address and the status or data information. In maximum mode, the status lines S0, S1 and S2 are utilize to indicate the type of operation as described in the pin description of this unit. Status bits BHE/s7 are multiplexed with BHE and signalhigher order address bits. Address is valid during T1 while the status bits S3  to S7  are valid during T2  through T4. The Figure2.7 shows a general bus operation cycle of 8086.

 

1520_general bus.jpg

Posted Date: 10/10/2012 2:49:42 AM | Location : United States







Related Discussions:- General bus operation-microprocessor, Assignment Help, Ask Question on General bus operation-microprocessor, Get Answer, Expert's Help, General bus operation-microprocessor Discussions

Write discussion on General bus operation-microprocessor
Your posts are moderated
Related Questions
write an assembly language program that has two subroutines : one for encrypting alphabates of a string and second fo decrypting the encoded string . in encryption simply converta

write a program assembly language for adding two 3*3 matrix

Write an assembly program that will compute and output tuition cost: a. accept keyboard input of the number of credit hours taken b. accept keyboard input of the type of classes 1

Write a program on the assembly language to do the following: 1- Allocate array with 32bit 100 element 2- Prompt the user to enter the maximum or the upper bound of the rando

Ask 2. Exchange higher byte of AX and higher byte of BX registers by using memory location 0160 in between the transfer. Then stores AX and BX registers onto memory location 0174 o

1. Write an assembly program that adds the elements in the odd indices of the following array. Use LOOP. What is the final value in the register? array1 DWORD 10, 20, 30, 40, 50, 6

what is the hex value in ax after executing the instructions ax= 1E8A bx=4080 add al,bl sub ah,bh

The definitions of the bits in ICWI are following: Always set to the value 1. It directs the received byte to ICWI as oppose to OCW2 or OCW3. Which also utilize the even addr

Intel's 8237 DMA controller : 1) The 8237 contain 4 independent I/O channels 2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel. 3)

The Pentium   The next member of the Intel family of microprocessors was the Pentium, introduced in the year 1993. With the Pentium, Intel broke its custom of numeric model name