Flowchart for the sequence of 8251-microprocessor, Assembly Language

Flowchart for the sequence of 8251

Whether the control, mode or sync character register is selected depends on the accessing sequence.  A flowchart of the sequencing is given in the given figure. After a hardware reset or a command is given with its reset bit set to one, the next output with A0 value 1(for example, with C/D=1,WR=1, and CD=0) is directed to the mode register. The formats of the mode register for the asynchronous and synchronous both cases are defined in given figure. If the 2 LSBs of the mode are 0, then the interface is put in its synchronous mode and the MSB determines the number of sync characters. In the synchronous mode, the next one or two bytes output with A0 value 1 become the sync characters. If the 2 LSBs of the mode are not both zero, then the 8251A enters its asynchronous mode. In other case, all subsequent bytes prior to another reset go to the control register if A0 value is 1 and the data-out buffer register if A0 value is 0.

In the synchronous mode the baud rates of the receiver and transmitter , which are the shift rates of the shift registers, are the similar as the frequencies of the signals applied to RxC and TxC, respectively,  but in the asynchronous  mode the 3 remaining  possible  combinations  for  the 2  LSBs  in  the  mode  register dictate the baud rate factor. The relationship amongst the frequencies of the RxC and TxC clock inputs and the baud rates of the transmitter and receiver is:

Clock frequency is equal to Baud rate factor x Baud rate.

If 10 is in the LSBs of the mode register and the receiver and transmitter baud rates are to be 1200 and 300, respectively, then the frequency applied to TxC would be 4800 Hz and the frequency at RxC should be 19.2 kHz. In the asynchronous and synchronous  both modes, bits two and three denote the number of data bits in each character, bit four denote whether or not there is to be parity bit, and bit five indicate the type of parity (even or odd). For the asynchronous mode the 2 MSBs denote the number  of stop bits, but for the synchronous mode bit six determines whether the SYNDET pin is to be utilized as an input or as an output and, as mentioned above, bit seven indicates the number of sync characters.

If the SYNDET pin is utilized as an output it becomes active when a bit-for-bit match has been found between the sync character(s) and incoming bit stream.  If the search for sync characters is conducted by an external device, then SYNDET may be used to input a signal, denoting that a match has been found by the external device. Also the pin has a meaning during asynchronous operation, but in this case it may just be an output. This output is known the break detect signal and goes high whenever a character consisting of all 0s is received.

1158_flowchart.jpg

Posted Date: 10/10/2012 7:51:44 AM | Location : United States







Related Discussions:- Flowchart for the sequence of 8251-microprocessor, Assignment Help, Ask Question on Flowchart for the sequence of 8251-microprocessor, Get Answer, Expert's Help, Flowchart for the sequence of 8251-microprocessor Discussions

Write discussion on Flowchart for the sequence of 8251-microprocessor
Your posts are moderated
Related Questions
Program: Write a program to perform addition of a series of 8-bit numbers. The series have 100 (numbers). Solution : In the first program, we have been implemented the add

Write an assembly language program to perform a rot13 1 conversion on characters in a text file.  The program should read charatcers from the input file, perform the rot13 convers

Write an account of your findings and produce a report containing all aspects of the above. Include a step-by-step 'simple User Guide' so that your program can be operated as inten

Using the windows32 framework, write a complete 80x86 program for Programming Exercises 4.3 number 3, on pages 130-131 of the textbook. Follow all coding conventions mentioned in

Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

III rd Generation Microprocessor: The single 3rd generation microprocessor chip having 64-pins began with the introduction of 16-bit Intel 8086 in 1978. The other essential

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

CANI GET HELP WRITTING THIS CODE

Read Architecture: Look Through Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the proc

Explain the architecture of the file transfer protocol ftp in terms of clients, servers, sockets