External System Bus Architecture :

This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by using similar pins for data andaddress both is called Multiplexing. lt has 16 signals. It may access a memory of 1 MB.(220).

 

It has 14 registers which are 16 bits wide. There are a set of arithmetic registers, set of pointers (Base and Index registers), set of segment registers. It has Flag register or program status word (PSW) and a instruction pointer.

Instruction queue: It may queue 6 bytes at a time.

 

Posted Date: 10/10/2012 2:40:02 AM | Location : United States

Ask an Expert

Related Discussions:- External system bus architecture-microprocessor, Assignment Help, Ask Question on External system bus architecture-microprocessor, Get Answer, Expert's Help, External system bus architecture-microprocessor Discussions

Write discussion on External system bus architecture-microprocessor
Your posts are moderated

Write your message here..

Related Questions

Assignment, Write an assembly program that adds the elements in the odd ind... Write an assembly program that adds the elements in the odd indices of the following array. Use LOOP. What is the final value in the register?

Synchronous and asynchronous transmissions of 8251, Typical link to modems ... Typical link to modems for synchronous and asynchronous transmissions are shown in Figure. With regard to the synchronous connections it is consider that the timing is controlled

Project ideas, can u please give me ideas on Assembly Language Projects usi... can u please give me ideas on Assembly Language Projects using Nasm

Program of generate a random number, This is a short program to practice as... This is a short program to practice assembly language loops and if/else statements. You will use various jump commands and the cmp instruction. The program will generate a random

Interrupt priority management-microprocessor, Interrupt Priority Management... Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

8279 keyword /display controller-microprocessor, 8279 Keyword /Display Cont... 8279 Keyword /Display Controller : Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below. CS        RD

Assembly assignment help, Problems: 1. Write a single program. Each of th... Problems: 1. Write a single program. Each of the problems (2-4) should be written within a procedure. Your “main” procedure should call each procedure. Before calling each proc

Lds/les instruction execution-microprocessor, LDS/LES Instruction execution... LDS/LES Instruction execution :  LAHF : Load AH from Lower Byte of Flag: - This instruction loads the AH register with the lower byte of the flag register. This instruction ca

Input output interface-microprocessor, I/O interface I/O  devices such ... I/O interface I/O  devices such as displays and keyboards  establish  communication of computer with outside world. Devices may be interfaced in 2 ways Memory mapped I/O and I/

Assebmly code, You have to write a subroutine (assembly language code using... You have to write a subroutine (assembly language code using NASM) for the following equation.