External system bus architecture-microprocessor, Assembly Language

External System Bus Architecture :

This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by using similar pins for data andaddress both is called Multiplexing. lt has 16 signals. It may access a memory of 1 MB.(220).

617_external bus arch.jpg

 

It has 14 registers which are 16 bits wide. There are a set of arithmetic registers, set of pointers (Base and Index registers), set of segment registers. It has Flag register or program status word (PSW) and a instruction pointer.

Instruction queue: It may queue 6 bytes at a time.

 

Posted Date: 10/10/2012 2:40:02 AM | Location : United States







Related Discussions:- External system bus architecture-microprocessor, Assignment Help, Ask Question on External system bus architecture-microprocessor, Get Answer, Expert's Help, External system bus architecture-microprocessor Discussions

Write discussion on External system bus architecture-microprocessor
Your posts are moderated
Related Questions
LENGTH : Byte Length of a Label: This directive is not available in MASM. This is used to mention to the length of a data array or a string. MOV CX. LENGTH ARRAY This sta

) What is the difference between re-locatable program and re-locatable data?

String Manipulation Instruction A series of words or data bytes are available in memory at consecutive locations, to be mention to individually or collectively, are known as by

CANI GET HELP WRITTING THIS CODE

Assembly Code for Reading Flow & Generating Serial Output The timer is timer 1 is set for the baud rate 9600, as the crystal used is of 11.0592 Hz.  Then the timer 1 is starte

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

IInd Generation Microprocessor : The second generation microprocessor by using n MOS technology seemed in the market in 1973.   The Intel  8080, of nMOS  technology

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi


Assembly Language: Inside the 8085, instructions are really stored like binary numbers, not a very good manner to look at them and very difficult to decipher. An assembler is