External System Bus Architecture :

This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by using similar pins for data andaddress both is called Multiplexing. lt has 16 signals. It may access a memory of 1 MB.(220).

 

It has 14 registers which are 16 bits wide. There are a set of arithmetic registers, set of pointers (Base and Index registers), set of segment registers. It has Flag register or program status word (PSW) and a instruction pointer.

Instruction queue: It may queue 6 bytes at a time.

 

Posted Date: 10/10/2012 2:40:02 AM | Location : United States

Ask an Expert

Related Discussions:- External system bus architecture-microprocessor, Assignment Help, Ask Question on External system bus architecture-microprocessor, Get Answer, Expert's Help, External system bus architecture-microprocessor Discussions

Write discussion on External system bus architecture-microprocessor
Your posts are moderated

Write your message here..

Related Questions

Data copy/transfer instructions-microprocessor, Data copy/transfer Instruct... Data copy/transfer Instructions MOV: This data transfer instruction transfers data from one register or memory location to another register or memory location. The source can

8086 program, program to arrange a given set of numbers in descending order... program to arrange a given set of numbers in descending order

The intel processors , The Intel Processors :         The Intel Co... The Intel Processors :         The Intel Corporation is the biggest manufacturer  of microchips  in the world,  in addition  to being  the leading provider of chips for PCs. I

Rcr-rcl-logic instruction-microprocessor, RCR: Rotate Right through Carry:... RCR: Rotate Right through Carry:- This instruction rotates the contents  bit-wise of the destination operand right by the specified count through carry flag (CF). For each operati

Interrupt priority management-microprocessor, Interrupt Priority Management... Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

Relocate program and data, ) What is the difference between re-locatable pr... ) What is the difference between re-locatable program and re-locatable data?

Iret-loop-unconditional branch instruction-microprocessor, IRET : Return f... IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

Counters, #question. counters using 8051. #question. counters using 8051.

Dq-dt-assemblers directive-microprocessor, DQ:   Define  Quad word:-  Th... DQ:   Define  Quad word:-  This directive is taken in use to direct the assembler to reserve 4 words (8 bytes) of memory for the specified variable and can initialise it having

Operation system, Explain the basic method for implementing paging Explain the basic method for implementing paging