External system bus architecture-microprocessor, Assembly Language

External System Bus Architecture :

This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by using similar pins for data andaddress both is called Multiplexing. lt has 16 signals. It may access a memory of 1 MB.(220).

617_external bus arch.jpg

 

It has 14 registers which are 16 bits wide. There are a set of arithmetic registers, set of pointers (Base and Index registers), set of segment registers. It has Flag register or program status word (PSW) and a instruction pointer.

Instruction queue: It may queue 6 bytes at a time.

 

Posted Date: 10/10/2012 2:40:02 AM | Location : United States







Related Discussions:- External system bus architecture-microprocessor, Assignment Help, Ask Question on External system bus architecture-microprocessor, Get Answer, Expert's Help, External system bus architecture-microprocessor Discussions

Write discussion on External system bus architecture-microprocessor
Your posts are moderated
Related Questions
what is double hashing

Write a program on the assembly language to do the following: 1- Allocate array with 32bit 100 element 2- Prompt the user to enter the maximum or the upper bound of the rando

LIST p=18f4550 #include org 0x0000 movlw 0x00 _________ movlw 0xFF movwf PORTB end .

The definitions of the bits in ICWI are following: Always set to the value 1. It directs the received byte to ICWI as oppose to OCW2 or OCW3. Which also utilize the even addr

Write an application that does the following: (1) fill an array with 50 random integers; (2) loop through the array, displaying each value, and count the number of negative values;

Flag Register : 8086 has a 16-bit flag register which is divided into 2 parts, viz. (a)machine control flagsand (b)condition code or status flags. The condition code flag regi

Modes of 8254 :   Mode 0 (Interrupt on Terminal Count)-GATE which value is 1 enables counting and GATE  which value is 0 disables counting, and GATE put not effect on

RISC Characteristics : The  concept  of  RISC  architecture  include  an  attempt  to  reduce  execution  time  by make  simple  the instruction set of the computer. The main c

SCAS : Scan String Byte or String Word:- This instruction scans a string of words or byte for an operand word or byte specified in the register AL or  register AX. The string i

Program : A program to move a string of the data words from offset 2000H to offset 3000H the length of the string is OFH. Solution : For writing this program, we will use