External system bus architecture-microprocessor, Assembly Language

External System Bus Architecture :

This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by using similar pins for data andaddress both is called Multiplexing. lt has 16 signals. It may access a memory of 1 MB.(220).

617_external bus arch.jpg

 

It has 14 registers which are 16 bits wide. There are a set of arithmetic registers, set of pointers (Base and Index registers), set of segment registers. It has Flag register or program status word (PSW) and a instruction pointer.

Instruction queue: It may queue 6 bytes at a time.

 

Posted Date: 10/10/2012 2:40:02 AM | Location : United States







Related Discussions:- External system bus architecture-microprocessor, Assignment Help, Ask Question on External system bus architecture-microprocessor, Get Answer, Expert's Help, External system bus architecture-microprocessor Discussions

Write discussion on External system bus architecture-microprocessor
Your posts are moderated
Related Questions
Data copy/transfer Instructions MOV: This data transfer instruction transfers data from one register or memory location to another register or memory location. The source can

program to arrange a given set of numbers in descending order

The Intel Processors :         The Intel Corporation is the biggest manufacturer  of microchips  in the world,  in addition  to being  the leading provider of chips for PCs. I

RCR: Rotate Right through Carry:- This instruction rotates the contents  bit-wise of the destination operand right by the specified count through carry flag (CF). For each operati

Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

) What is the difference between re-locatable program and re-locatable data?

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

#question. counters using 8051.

DQ:   Define  Quad word:-  This directive is taken in use to direct the assembler to reserve 4 words (8 bytes) of memory for the specified variable and can initialise it having

Explain the basic method for implementing paging