External Hardware-Interrupts

External hardware-interrupts are generated by controllers of external devices or coprocessors and are connected to the processor pin for Non Mask able Interrupts (NMI) or to the pin for Mask able Interrupts (INTR). The NMI line is generally booked for interrupts that occur because of fatal errors like a power distortion or parity error.

Interrupts from external devices may also be associated to the processor via the Intel 8259A Programmable Interrupt Controller (PIC). The CPU utilizes a group of I/O ports to control the PIC and the PIC puts its signals on the INTR pin. The PIC makes possible to enable or disable interrupts and to change the priority levels under supervision of a program.

The instructions CLI and STI may be utilized to enable/disable interrupts on the INTR pin, it has not any effect on NMI interrupts.

 

Posted Date: 10/10/2012 8:13:42 AM | Location : United States

Ask an Expert

Related Discussions:- External hardware-interrupts-microprocessor, Assignment Help, Ask Question on External hardware-interrupts-microprocessor, Get Answer, Expert's Help, External hardware-interrupts-microprocessor Discussions

Write discussion on External hardware-interrupts-microprocessor
Your posts are moderated

Write your message here..

Related Questions

Write a mips program that reads a string from user input, Description Wr... Description Write a MIPS program that reads a string from user input, reverse each word (defined as a sequence of English alphabetic letters or numeric digits without any punctu

Not-logical instruction-microprocessor, NOT : Logical Invert: The NOT inst... NOT : Logical Invert: The NOT instruction complements (inverts) the contents of an a memory location or operand register bit by bit. The instance are as following: Example :

Program which allows the user to select from menu, Write a 32-bit program w... Write a 32-bit program which when run, allows the user to select from a menu: (1)    Enter a Binary Number (2)    Enter a Decimal Number (3)    Enter a Hexadecimal Number

Format of control register-microprocessor, Format of Control Register T... Format of Control Register The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one

Pointer(ptr)-assemblers directive-microprocessor, PTR : Pointer:- The p... PTR : Pointer:- The pointer operator which is used to declare the type of a variable, label or memory operand. The operator PTR is prefixed by either WORD or BYTE. If the prefi

8279 keyword /display controller-microprocessor, 8279 Keyword /Display Cont... 8279 Keyword /Display Controller : Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below. CS        RD

Dma hardware (8237 dmac)-microprocessor, DMA Hardware (8237 DMAC) : ... DMA Hardware (8237 DMAC) :   1)Processor contain HOLD/HOLD Acknowledge lines to interact with 8237 o   DMAC can achieve control of ISA bus by asserting HOLD o   P

Csc203 assembly language, I need to estimate the value of a definite integr... I need to estimate the value of a definite integral using Riemann Sums and For our estimation let f(x) = x2 ,a=0, b=10 and n=5. Where a is the lower bound, b is the upper bound and

Comparison between 8086 and 8088, Comparison between 8086 and 8088 All ... Comparison between 8086 and 8088 All the changes in 8088 above 8086 are indirectly or directly related to the 8-bit, 8085 compatible data and control bus interface. 1) The p

Estimation of a definite integral, Can any one assist me with this program.... Can any one assist me with this program. I am not efficient with assembly language and I need assistance badly. I am not asking anyone to do my work I just need help step by step