Explain SR latch using nor gates, Computer Engineering

Assignment Help:

Q. Explain SR Latch using NOR gates?

Let's inspect the latch more closely.

  i. Suppose initially 1 is applied to S leaving R to 0 at this instance. The instant S=1 output of NOR gate 'b' alters to 0 which implies that Q becomes 0 and almost instantly Q becomes 1 as both inputs (Q and R) to NOR gate 'a' become 0. Change in the value of S back to 0 doesn't change Q as input to NOR gate 'b' now are Q = 1 and S=0. So flip-flop stays in set state even after S returns to 0.

  ii. If R goes to 1 then latch obtains clear state. On changing R to 1, Q alters to 0 irrespective of state of flip-flop and as Q is 0 and S is 0 then Q¯ becomes 1. Even after R returns to 0 Q remains 0 it implies that latch is in clear state.

  iii. When both S & R go to 1 concurrently two outputs go to 0. This gives undefined state.


Related Discussions:- Explain SR latch using nor gates

What is assembly condition codes, Condition codes are the list of possible ...

Condition codes are the list of possible conditions that can be tested through conditional instructions. Typical conditional instructions have: conditional branches, conditional ju

Define dynamic linking, Define dynamic linking.  Dynamic linking is sam...

Define dynamic linking.  Dynamic linking is same to dynamic loading, rather that loading being postponed unless execution time, linking is postponed. This feature is usually us

In what way the protection fault handler concludes, In what way the protect...

In what way the protection fault handler concludes? After finishing the implementation of the fault handler, it sets the change and protection bits and clears the copy on write

Explain micro-operations performed by cpu, Q. Explain Micro-operations perf...

Q. Explain Micro-operations performed by CPU? The micro-operations performed by CPU can be categorized as:    Micro-operations for data transfer from register-memory, re

State about CSMA/CA, State about CSMA/CA It belongs to a class of proto...

State about CSMA/CA It belongs to a class of protocols known as multiple access methods. CSMA/CA  stands  for:  Carrier  Sense  Multiple  Access  with  Collision Avoidance.  In

State and prove demorgan’s first theorems, State and prove Demorgan’s First...

State and prove Demorgan’s First theorems: Ans. Statement of First Theorem of De Morgan: = A‾. B‾   Proof: The two sides of the equation i.e. = is represented with logic

Derivatives and applications of derivatives, What can you say about the exi...

What can you say about the existence of a stationary point in the interval [ 1; 3] for the function f (x) = x 2 2x 3.

Real life decoding, We have not considered the time element in our decoding...

We have not considered the time element in our decoding. An important time for decoding is the time from the address strobe (AS) to when the data is required in a read.   Time

What is asynchronous reset, What is Asynchronous Reset? Asynchronous re...

What is Asynchronous Reset? Asynchronous reset: The biggest problem along with asynchronous resets is the reset release, which termed as reset removal. By using an asynchron

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd