Explain SR latch using nor gates, Computer Engineering

Assignment Help:

Q. Explain SR Latch using NOR gates?

Let's inspect the latch more closely.

  i. Suppose initially 1 is applied to S leaving R to 0 at this instance. The instant S=1 output of NOR gate 'b' alters to 0 which implies that Q becomes 0 and almost instantly Q becomes 1 as both inputs (Q and R) to NOR gate 'a' become 0. Change in the value of S back to 0 doesn't change Q as input to NOR gate 'b' now are Q = 1 and S=0. So flip-flop stays in set state even after S returns to 0.

  ii. If R goes to 1 then latch obtains clear state. On changing R to 1, Q alters to 0 irrespective of state of flip-flop and as Q is 0 and S is 0 then Q¯ becomes 1. Even after R returns to 0 Q remains 0 it implies that latch is in clear state.

  iii. When both S & R go to 1 concurrently two outputs go to 0. This gives undefined state.


Related Discussions:- Explain SR latch using nor gates

What are the applications of edi in business, What are the applications of ...

What are the applications of EDI in business A.  Organistions that use EDI Extensive users of EDI contain: BHS- is a UK and European retailer dealing majorly in appare

Eequivalences rules, Eequivalences rules: This conveys a meaning that ...

Eequivalences rules: This conveys a meaning that is actually much simpler so than you would think on first inspection.  Hence we can justify this, by using the following ch

Describe collective communications, Q. Collective Communications? A num...

Q. Collective Communications? A number of message-passing systems allow communication involving more than two processors. Such type of communication can be known as collective

Propositional inference rules, Propositional Inference Rules: Proposit...

Propositional Inference Rules: Propositional Inference Rules Equivalence rules are mostly useful because of the vice-versa aspect, that means like we can search backwards and

Host computer-array processing, Host Computer:  An array processor may be a...

Host Computer:  An array processor may be attached to a host computer by the control unit. The reason of the host computer is to broadcast a sequence of vector instructions by CU t

Types of classification-classification of parallel computers, Types Of Clas...

Types Of Classification The following classification of parallel computers have been recognized: 1)      Categorization based on the data streams and instruction 2)

How much volts a CMOS logic device has approximately, The logic 0 level of ...

The logic 0 level of a CMOS logic device is approximately ? Ans. The low level is 0 volts approx in CMOS logic device.

How to work in dreamweaver?, HOW TO WORK IN DREAMWEAVER? How and Where ...

HOW TO WORK IN DREAMWEAVER? How and Where to open Dreamweaver? Step 1: Click on Start Step 2: Select Program Step 3: Select Macromedia Dreamweaver Step 4: Click on

Define the term- verification, Define the term- Verification It is a wa...

Define the term- Verification It is a way of preventing errors when data is copied from one medium to another (for instance from paper to disk/CD or from memory to DVD, etc.).

Finest way to get a reference to the viewport, What is finest way to get a ...

What is finest way to get a reference to the viewport from anywhere in the code? Ans) You can use refs config to set a reference on the Application/Controllers

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd