Example on multi-statement forall construct, Computer Engineering

Assignment Help:

Q. Example on Multi-statement FORALL construct?

The subsequent statements set every element of matrix X to sum of its indices. 

FORALL (i=1:m, j=1:n)      X(i,j) = i+j

and the below statement sets upper right triangle of matrix Y to zero . 

FORALL (i=1:n, j=1:n, i

Multi-statement FORALL construct:

Multi-statement FORALL is shorthand for series of single statement FORALLs. The syntax for FORALL is     

    FORALL (index-spec-list [,mask]) 

                    Body

             END FORALL

Nesting of FORALL is allowed.


Related Discussions:- Example on multi-statement forall construct

What is mask operation, What is MASK OPERATION The mask operation is si...

What is MASK OPERATION The mask operation is similar to selective-clear operation except which the bits of Aare cleared only where there are corresponding 0's in register B. th

Datastructure, deque insertion and deletion ..

deque insertion and deletion ..

How can a shift register be used as a counter, What is a shift register? Ca...

What is a shift register? Can a shift register be used as a counter? If yes, explain how?     Ans: Shift Register: A register wherein data gets shifted towards left or right

What is use case and use case diagram, What is use case and use case diagra...

What is use case and use case diagram? A use case is a coherent piece of functionality that a system can give by interacting with actors. Use case includes one or more actors a

Constructor, what is meant by private copy constructor

what is meant by private copy constructor

What are the categories of radio communication, What are the categories of ...

What are the categories of Radio communication 1.  Sky wave or ionosphere communication 2.  Line-of-sight (LOS) microwave communication limited by horizon 3.  Troposphere

What are called stalls, What are called stalls? An alternative represen...

What are called stalls? An alternative representation of the operation of a pipeline in the case of a cache miss gives the function performed by every pipeline stage in each cl

Write a verilog code for synchronous and asynchronous reset, Write a Verilo...

Write a Verilog code for synchronous and asynchronous reset? Synchronous  reset, synchronous means clock dependent so reset must not be present in sensitivity disk eg: alway

Build a program to maintain his personal account, Aim: Build a program or a...

Aim: Build a program or application which gives an interface to the user to maintain his personal account for E-mails & should be able to work on the following applications. Des

Feasebility study, what are the feasibility study of online result manageme...

what are the feasibility study of online result management system?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd