Dma controller-microprocessor, Assembly Language

DMA controller :

 

814_dma controller.jpg

 

Steps include in transferring a block of data from I/O devices (for example a disk) to memory:

1. CPU sends a signal to initiate disk transfer through I/O interface

2. CPU sends starting address of the block

3. Disk driver reads starting address, and then reads one block of data and puts it in its own buffer

4. Disk driver sends interrupt signal to the CUP

5. CPU reads the datum into its registers (accumulator)

6. CPU examine if there is more to transfer, if answer is yes, the CPU signals the disk driver to do so meanwhile

7. CPU transfer the datum from registers to memory and increments its pointer to memory

8. DMA controller takes care of the last few steps (from signalling disk to transfer) .

 

 

Posted Date: 10/10/2012 9:23:20 AM | Location : United States







Related Discussions:- Dma controller-microprocessor, Assignment Help, Ask Question on Dma controller-microprocessor, Get Answer, Expert's Help, Dma controller-microprocessor Discussions

Write discussion on Dma controller-microprocessor
Your posts are moderated
Related Questions
Flag Manipulation and Processor Control Instructions These instructions control the functioning of available hardware inside the processor chip. These are categorized into thes

#I submitted my assignment this morning and it is still processing. How long does it take?

Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

Write an Lc-3 assembly language program to read in a sequence of single-digit positive integers from the keyboard(one integer per line) until the sentinel value of 0 is reached and

III rd Generation Microprocessor: The single 3rd generation microprocessor chip having 64-pins began with the introduction of 16-bit Intel 8086 in 1978. The other essential

MLIL: Unsigned Multiplication Byte or Word: This instruction multiplies an unsigned byte or word by the contents of the AL. The unsigned byte or word can be in any one of the gene

The modes are determined by the contents of the control register, whose format is given in Figure These modes are: Mode 0: If a group is in mode 0, it is divided into 2 sets.

General terms for Cache : Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit. Cache Miss : When the cache does n

Difference between div and idiv

init_lcd                        ;(this initialises a 2 row lcd)     bcf     TRISA,0             ;PORTA bit 0 as an output (lcd RS pin)     bcf     TRISA,1             ;PORTA bit 1